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ABSTRACT
Shengwen Luan. Ph.D., Purdue University. May 1991. Silicon Nitride 
Deposition, Chromium Corrosion Mechanisms and Source/Drain Parasitic 
Resistance in Amorphous Silicon Thin Film Transistors. Major Professor: 
Gerold W. Neudeck.
Hydrogenated amorphous silicon (a-Si:H) based thin film transistors 
(TFTs) are finding increased application as switching elements in active-matrix 
liquid crystal displays (AMLCDs). Extensive research has been focussed on 
optimizing fabrication conditions to improve materials quality and on reducing 
channel length to increase device speed. However, the basic physics and 
chemistry have not yet been fully understood. In addition, little attention has 
been paid to the significant effect of source/drain parasitics.
The work described in this thesis is closely related to the speed and 
stability issues on the discrete device level. Specifically, the influence of gate 
nitride deposition and its NH3 plasma treatment has been studied. The 
competing effects of nitridation reaction and radiation damage were found to 
cause an interesting trade-off between the device stability and speed. Further 
effort was devoted to the analysis of an important TFT failure phenomenon. 
Both electrical and spectroscopic techniques were utilized for gate Cr corrosion 
studies. It was determined that the corrosion was largely promoted by the CF4 
plasma exposure of Cr during the fabrication. Finally, new test structures were 






Thin film transistors (TFTs) have been under research for the past thirty 
years, but it is only in the last decade that an explosive growth has occurred in 
this field. Advances made in office automation and consumer electronics have 
stimulated increasing research activities directed at the development of a new 
generation of input/output devices. As the portable TV and computer became 
more popular it has Spurred work on large area, high resolution, compact, and 
light weight liquid crystal display (LCD) panels. However, the conventional 
multiplexing or matrix addressing techniques are no longer adequate towards 
this end and new addressing schemes employing TFT switched arrays have to 
be used. Aside from the high contrast ratio and viewing angle that can be 
achieved, this approach allows the design of display panels with a relatively 
large number of scan lines and a much better grey scale to be produced.
Several TFT technologies for this purpose have been developed using a 
variety of semiconductor materials. These materials include hydrogenated 
amorphous silicon (a-Si:H), polycrystaUine silicon, CdS, CdSe, InAs, InSb, 
PbTer PbSe, Te and laser-crystalized silicon. Both a-Si:H and poly-Si TFTs 
have desirable features compared to other materials used in earlier TFTs. 
Besides requiring a high processing temperature of around 600* C, polysilicon 
TFT also suffer from high OFF current leveb such that the current ON/OFF 
ratio b  about the same as that of a-Si:H TFT. At the present level of 
development, it appears that the a-Si:H TFT technology b  more mature and 
promising. In fact, it b  the leading technology in the portable TV displays now 
on the market, and in the computer and instrument displays that will soon 
join them. Advantages of a-Si:H are the proven capability of large-area 
deposition, the low temperature growth and fabrication process, which b  
compatible with cheap glass substrates, and the use of conventional Si 
photolithographic processes. Although the electron mobility of a-Si:H b
relatively low, films of this material exhibited extremely high dark resistance. 
The resulting TFTs thus have a very low OFF current as well as having a high 
ON/OFF current ratio. The low off-current eliminates the need of a storage 
capacitor adjacent to the LC for display and for other similar applications. 
Excellent photoconductive properties of a-Si:H and the ability to integrate 
photosensors and transistors over very large areas on glass substrates has also 
led to the development of page-wide TFT addressed document scanners.
AMLCDs today have the potential to replace almost every CRT 
application in terms of performance. However* they will not significantly 
penetrate major consumer and industrial display markets-—ouch as television
receivers, computer terminals, and automobile dashboards— until the panels 
can be manufactured at a cost competitive with CRTs. The foremost cost 
driver is the fabrication yield due to the large-area substrate involved and the 
lack of suitable production equipment. The second major factor responsible for 
the high production cost is the circuitry required to address and drive the
active matrix. All the driver circuitry tor the AMLCD in use today is in the 
form of crystalline silicon LSI chips and they are mounted on the sides of the 
display panel. Therefore, it is highly desirable to have "on board" circuits 
adjacent to the TFT switch matrix and have them implemented in the same 
technology On the same Substrate- This would reduce the number of lead 
connections and hence the system cost, and also improve display reliability. 
The large current handling line drivers and multiplexing circuits give a degree 
of flexibility in the logic architecture end partitioning.
1.2 Thesis Overview
As a matrix switching elements, a-Si:H TFTs obviously have met success 
because the operation frequencies required are generally only in the order of a 
few tens o f KHz. For other high speed analog and digital circuits applications, 
significant improvement of its current drive capability and stability need to be 
achieved. Although a-Si:H TFT devices have been under intensive study in the 
last decade, there is much room both for further understanding of the 
fundamental device physics and for improvement of device technologies. This
thesis consists of several parts which are closely related to the speed and 
stability issues on the discrete device level. The goal is to promote a better 
understanding of the relationship between device performance and processing 
parameters, especially the composition of the gate nitride, and of the effect of 
source/drain parasitic resistance.
Chapter 2 contains a review of the relevant literature on the basic 
properties and preparation of a-Si:H and SiNx along with the technologies and 
performance of a-Si:H TFTs. Also included in this chapter are the application 
of a-Si:H TFTs in AMLCDs and a description of other present day TFT issues.
Chapter 3 details the effort in the deposition and characterization of the 
PECVD a—SiNx:H gate insulator and its incorporation in initial a-Si:H TFTs. 
An integral part of this chapter describes the further optimization of the gate 
nitride in terms of the deposition RF power densities and the effect of NH3 
plasma treatment.
In Chapter 4, a normal staggered a-Si:H TFT process is described first and 
then device failures due to anomalous gate Cr corrosion are analyzed and 
reported. By using both electrical and spectroscopic techniques, the analysis 
goes further to the correlation between Cr corrosion, plasma processing and the 
TFT device design. A possible electrochemical corrosion mechanism is 
postulated.
Chapter 5 discusses the design, fabrication and characterization of the 
new TFTs and other test structures for source/drain parasitic resistance 
studies. Finally, the thesis investigation is summarized and recommendations 






The thin film transistor (TFT) has been under almost continuous research 
and development since the first practical device was reported by P.K. Weimer 
in 1962[I]. Initial research on TFTs made use of evaporated polycrystalline 
CdSe and, to some extent, cadmium sulfide (CdS) thin films. The CdSe TFTs 
were used for the scanning circuits of photoconductor arrays[2j. TFTs using 
amorphous silicon were first demonstrated in 1976 by Neudeck [3]. The 
evaporated a-Si was of poor quality because it had a large density of states in 
the mobility gap. However, the epoch-making work by Spear and LeComber[4] 
demonstrated that high quality n- and p-type amorphous silicon films could be 
deposited by doping with hydrogen in addition to donor and acceptor 
impurities through the glow discharge decomposition of SiH4 gas. This 
stimulated research on hydrogenated amorphous silicon (a-Si:H) devices such as 
transistors, photovoltaic cells, and photoconductor-coated drums for copy 
machines, all of which required the low-temperature deposition of silicon on 
glass or similar substrate. The first commercial application of a-Si:H films was 
in the field of solar cells. Since such devices had a relatively simple structure 
and small area, they were suitable vehicles for the study of the properties of a- 
Si:H films and enabled the optimization of the deposition systems required.
Resulting from the accumulated experience with the deposition technique 
developed for producing a-Si:H p-n diodes for solar cells, plasma-enhanced 
chemical vapor deposition (PECVD) systems became available for production 
use. As a result of this progress, the first demonstration of an a-Si:H TFT by 
LeComber, Spear and Ghaith [5] led rapidly to a extensive research in many 
laboratories throughout the world. Although the semiconducting properties of 
a-Si:H are inferior to single crystal silicon, its promise for applications under 
the broad heading of large area integration has made a-Si:H TFT attractive as 
switching elements in active-matrix (AM) liquid crystal displays (LCDs) and
optical character or page readers.
Although the speed of a-Si:H TFTs at the moment are adequate for the 
switching transistor in the matrix, they are not fast enough for the peripheral 
driver circuits and other logic circuit applications, Le., the data shift register* 
In part, this is due to the fundamentally low carrier mobilities of a-ShH and 
therefore the lack of sufficient drive current to charge the parasitic 
capacitances of the AMLCD. Perhaps more important is that the field is in the 
very early stage of understanding both the fundamental materials, properties 
and the device physics. There is much room for substantial improvement— a 
lot of problems and a lot of possibilities. This chapter will focus the present 
level of understanding of a-Si:H TFT technologies and device physics, The 
review begins with those properties of a-Si:H that are relevant to thin film 
transistors, Next, a overview will be given to the progress of a-Si:H TFT 
technologies and device modeling effort. A brief section will be then 
contributed to the most important a-Si:H TFT application, that of the 
AMLCD, Also discussed are some of the key issues that limit the performance 
of today’s a-Si:H TFTs.
2.2. The Active Semiconductor Layer —  a-Si:H
2.2.1 Basic Properties of a-Si:H
2.2.1.1 Atomic Structure
In contrast to the case of crystalline solids, amorphous solids are 
disordered materials. They possess no long-rang structural configuration which 
means there is no unit cell and no lattice. However, amorphous materials can 
exhibit a high degree of short-range order. For ideal a-Si, it has generally been 
accepted that a good first approximation to the bulk structure is the 
continuous random network model. The model states that (a) each Si atom has 
exactly four first-neighbor atoms at the same bond length as in the crystal 
forming a  regular tetrahedron on the average, and (b) variations in the 
interbond angles [6] (~5% ) among these neighbors lead rapidly to a loss of local 
order and ultimately to the absence of long-range order and therefore 
crystallinity.
In real a-Si, however, there are intrinsic and extrinsic defects as well as 
impurities. Phillips[7] has pointed out that it would be impossible to construct 
an infinite continuous random network without extremely large internal strain 
and stress. Broken bonds will therefore be formed to release the internal
6
tension.
In a crystal, we only need the basis vector and the translation vector to 
describe the position of every atom. In amorphous silicon, however, we would 
need three coordinates for every atom in the material. Clearly, this is 
impossible, with IO24 atom s/cm3. As a result, one asks simpler questions like: 
what is the average distance to the nearest neighbors and how many neighbors 
are there? Thus, a type of statistical description of atomic arrangement is 
sought. The radial distribution functions (RDFs) can reveal this kind of 
information. RDFs are obtained from diffraction (x-ray, electron, neutrons) 
data by Fourier transformation of the intensities, after effects like incoherent 
and multiple scattering have been removed and geometrical phenomena like 
the polarization effect have been taken into account. Figure 2.1a shows radial 
distribution curves for amorphous silicon and for crystalline silicon as obtained 
by Fourier analysis of electron diffraction data[9] It was found that the first 
neighbor peaks in the two materials had both the same position and width, ie, 
Si is tetrahedrally coordinated in the crystal and also in the amorphous Si 
sample. Further, the nearest-neighbor separation in amorphous Si is unchanged 
from the crystalline case to within I or 2% [8,9]. The second neighbor peak in 
the amorphous Si had the same position, but was slightly broader than the 
corresponding peak in the crystalline material. But the very strong third 
neighbor peak of the crystalline Si, due to 12 third neighbors, was almost 
completely missing from the amorphous Si’s RDF. Figure 2.1b shows how 
tetrahedral coordination leads to the fee unit cell of crystalline Si and how a 
tetrahedral structure can be preserved in the network model of amorphous Si 
due its one additional degree of rotational freedom.
2.2.1.2 Density of States Distribution
From the tight-bonding approximation, it can be expected that the 
electronic structures of both crystalline Si and amorphous Si are mainly 
determined by their short-range bonding structures. Therefore, their density of 
states should not be very different. However, the fluctuations of bond lengths 
and angles in the random network could introduce localized states into the 
energy band gap. Figure 2.2 shows a schematic representation of the density of 
states function. From the figure it is seen that amorphous Si has essentially 
two types of localized gap states, intrinsic and extrinsicjlO, 11], The intrinsic 
localized states are defined as those arising from the distribution of bond angles 
and lengths, and the extrinsic localized states are those arising from defects 
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Figure 2.2 Band model of a-Si. Et and Ec are the mobility edges of the 
valence band and of the conduction band, respectively. From 
Ref(IO) .
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depends on the doping level as determined from several independent 
experiments[l2-14]. Street [15] has proposed a model that can in principle 
account for the observed relation that the density of dangling bonds is 
proportional to the square root of the dopant concentration.
2.2.1.3 Electrical Transport Properties
Electrical transport in amorphous semiconductors is much more complex 
than it is in crystalline semiconductors. This is basically because electric 
current can be carried by electrons and holes in extended as well as localized 
states in these materials. Thus for amorphous semiconductors, the current 
density (J) must be written in general as
J -J b + Jl (2.1)
Here Je is the extended-states contribution and Ji the localized-states 
contribution. Figure 2.3 shows a schematic illustration of electron transport 
mechanisms in amorphous semiconductors, using the format of an energy level 
diagram in real space [16]. Two mechanisms can be identified, i e , the band 
transport in extended states and hopping transport between Iocalized states. 
Their relative importance largely depends on temperature (two-channel model).
At very low temperatures conduction can occur by thermally assisted 
tunneling between states very near the Fermi level. At higher temperatures 
carriers are exited into the localized states of the band tails, Carriers in these 
states contribute to conduction by variable range hopping from one site to 
another. In all probability these sites are not at the same energy; ie, transitions 
A and B in Figure 2.3. Consequently, hopping is a phonon-assisted tunneling 
process. Eyery time the localized electron moves, it emits or absorbs a phonon 
and the steps, which necessitate absorption of a phonon, are rate limiting. This 
makes hopping a thermally activated process. It has been described by 











UpIt is the phonon frequency in Hz, a  is the rate of wave function fall-off at a 
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Figure 2.3 Energy level schematic for electronic conduction mechanisms in 
an a-Si. Energy is represented in the vertical direction, distance 
in the horizontal direction. From Ref[16] .
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the charge of an electron in Coulombs. This relation has been verified 
experimentally.
At still higher temperatures the electron is excited to the level labeled C in 
Figure 2.3, an extended state above the conduction-band edge Ee, and 
contributes to the conductivity in a way similar to that of a conduction 
electron in crystalline Si; i.e., both are products of a non-temperature-activated 
mobility, determined by the scattering of electrons from one delocalized site to 
another, and a temperature-activated number density:
<r=eixdL{T)N{T)e-ABlkT (2-4)
where AE=Ec- E f and N is a band effective density of states. However, 
because of the enhanced scattering caused by the disorder and the trapping 
and release events by localized states, the carrier mobility in the extended 
states of a-Si is much lower than that in crystalline Si.
Since the mobilities of the extended states are expected to be orders of
magnitude larger than those of localized states ( the mpbility gap), and since, 
among the localized states, mobilities can vary by orders of magnitude due to 
its temperature-activated nature, the conductivity of a-Si can be tremendously 
affected by shift in carrier populations. For example, if light appreciably shifts 
the carrier population into localized states with large hopping mobilities or into 
extended band states, large changes in the conductivity will result. Hence many 
ainorphous semiconductors are strong photoconductors. In addition, the 
conductivity can also be affected by high electric fields. The effects basically 
result from changes in population caused by the interaction of coulombic 
potential of a localized site and that of external field.
2.2.1.4 The Effect of Hydrogen in Amorphous Silicon
In plasma deposited amorphous silicon hydrogen itself is of course the 
most numerous impurity. In a way similar to its presence in crystalline silicon, 
this impurity does not introduce localized states in the band gap. Instead 
hydrogen serves primarily to passivate the defects already present in the 
amorphous system and thus to decrease the density of defect states ip the 
mobility gap. This first order effect stems from the passivation or compensation 
of th e  dangling bonds. Because th e  Si-H energy levels lie away from the 
bandgapi, therefore presumably they do not interfere with the near bandgap 
transport and the optical phenomena.
12
Direct evidence that hydrogen passivates dangling bonds is seen by the 
disappearance of the electron spin resonance (ESR) signal in hydrogenated a-Si 
as compared to pure a-Si. The ESR signal originates from unpared electron 
spins which are produced by dangling bonds.
The way the hydrogen is incorporated into a-Si:H also affects the observed 
properties[18,19]. Several studies[20] have been conducted to identify the 
bonding configurations based on Infrared absorption and Raman scattering 
experiments. The material is described as an Si:H alloy where there are 
multiple! as well as single, H-atom attachment. NMR experiments[21 ,22] show 
that about 4 atomic percent of hydrogen can be incorporated as dilute 
hydrogen while the rest is found in clusters of 5 to 7 hydrogen atoms[23]. This 
structural inhomogeneity can be described by means of a two-phase model: a 
phase, o, of low defect density and with hydrogen bonded mainly in the form 
of SiHg (x =  I) groups. This phase is imbedded in a second phase, h, of poor 
quality, i.e., a high defect density. In phase a a fraction of the monohydride is 
atomically dispersed, the remainder is clustered. Phase b contains large 
amounts of hydrogen, which is bonded not only in the form of Stffs (x== I), but 
also as Stffs ( z > l )  and as (Stff2)n ( n > l)  chains. In good quality material 
phase a dominates. Infrared spectroscopy is used to identify the presence of 
Stffs (a:> I) groups and (Stff2)n (n > l)  chains and to determine the total 
hydrogen content. Good quality material contains 2~15%  atomic hydrogen 
only bonded as Stffs (x = l). With increasing hydrogen content the amount of 
dihydride and polymer-like chains increases, as does the amount of Stffs (x = l)  
clustering, while the film properties deteriorate.
A well known property of a-Si:H is the creation of metastable states either 
under the influence of light (Staebler-Wronski effect) or due to carrier 
accumulation generated by an electric field (like in TFTs). It is believed that 
Si-Si bonds and Si-H bonds are broken. The breaking of an Si-H bond is 
followed by diffusion of the free hydrogen atom through the a-Si:H material. 
This free hydrogen atom is able to break weak Si-Si bonds.
Besides hydrogen, the passivation of dangling bonds can also be achieved 
with other monovalent atoms, such as chlorine and fluorine, which have a 
larger electronegativity than hydrogen. In fact, it has been found that glow 
discharge a-Si:F:H has better doping efficiency and lower density of states in 
the mobility gap[24].
2.2.2 Deposition of a-Si:H Films
Hydrogenated amorphous silicon films are most commonly deposited by 
plasma enhanced CVD (PECVD) or glow-discharge deposition in SiH4 [25]. 
There are many other methods of obtaining a-Si:H films. The electrical and 
optical quality of the films produced by other techniques is at hestcomparable 
with PECVD film. These other methods are the reactive sputtering in an 
A r -H 1 atmosphere[26], microwave[27], VHF glow discharge[28j, chemical 
vapor deposition followed by plasma hydrogenation [29], E-beam evaporation 
followed by hydrogen ion implantation [30], and chemical vapor deposition 
from higher silane[3l], homogeneous CVD[32], photo-CVD[33], and hydrogen 
remote plasma CVD (HRPCVD) [34].
The remote plasma-enhanced CVD is developed under the promise of 
obtaining a material with a high density, low defect concentration and a good 
step coverage. Here hydrogen radicals are produced in a separate chamber and 
led to the reaction chamber where mixing with silane occurs. The hydrogen 
radical concentration can be controlled Independently and the growing film is 
not in contact with the plasma. In photo-CVD, reactive fragments are 
produced by mixing mercury with the gas and UV radiation of a mercury lamp 
is used for initialization of the reactions. Because the PECVD a-Si:H is 
inherently hydrogen rich and hence of higher quality, a-Si:H as used in TFTs is 
usually deposited by this method. Since the research conducted in; this project 
is concerned with a-Si:H/ SiNt , both prepared by this technique, the rest of 
this section will address only this process.
2.2.2.1. General Principles of PECVD Process
PECVD is a gas-phase reaction in a low-temperature plasma that forms a 
thin solid film on a substrate* A plasma or glow discharge is a partially ionized 
gas composed of equal number of positive and negative charges, as well as a 
host Of neutral species in both ground and excited states. Typically, the plasma 
is formed: by applying an electric field across a volume of gas. In an electric 
field, free electrons are created and gain sufficient kinetic energy ( about 1-10 
ev) from the field. This corresponds to an average electron temperature on the 
order of IO4-IO 5A. When they make inelastic collisions with neutral molecules
and atoms, the internal energy of the gas molecules becomes high and the
■ ' . ■ ■ ’ * ■
molecules can then be excited, dissociated, and ionized. This excited state is 
equivalent to a high-temperature state, and the effective reaction can thus 
proceed at a low temperature.
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fThe process of film formation by PECVD can be broken down into three 
major stages[35] as described below.
1. Radical and ion generation
Due to the non-maxwellian distribution of electron energies in the 
discharge, collisions between electrons and gas molecules can result in 
ionization and also give rise to the efficient formation of neutral radicals. The 
number of electrons in the high energy tail of the distribution that are capable 
of ionizing neutral species in the discharge is considerably less than the number 
of electrons capable of molecular dissociation. As a result, the degree of 
ionization is usually much less than the degree of molecular dissociation.
2. Radical adsorption and ion incorporation
Because of their high sticking coefficients, the radicals can be easily 
adsorbed on the substrate surface, where they are subject to a variety of 
physicochemical interactions, including electron and ion bombardment, 
rearrangements, reactions with other adsorbed species, new bond formation, 
mid consequently film formation and growth. Under a certain choice of 
operating parameters or the introduction of impurities that can act as 
nucleation sites, nucleating reactions can occur. This results in Undesirable 
particulate formation and causes defects in the growing films.
3. Adatom rearrangement
This involves the surface diffusion of adsorbed atoms into stable sites and 
the desorption of-reaction by-products from the growing surface. Adatom  
diffusion and desorption rates are strongly influenced by the substrate 
temperature, with higher temperature favoring films with fewer entrapped by­
products, higher density, and more uniform composition. In fact, PECVD 
process is surface reaction limited and these films are in general not 
stoichiometric.
The above discussions indicate that a fundamental understanding of gas- 
phase plasma chemistry and physics, along with surface chemistry modified by 
radiation effects, is needed in order to define film growth mechanisms. These 
phenomena ultimately establish film deposition rates and properties. The 
complex interactions involved in PECVD are outlined in Figure 2.4. If the 
basic or microscopic plasma parameters (neutral-species, ion, and electron 
densities; electron energy distribution; and residence time) can be controlled,
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the gas-phase chemistry can be defined. Many macroscopic plasma variables 
(gas flow, discharge gas, pumping speed, rf power, frequency, etc.) can be 
changed to alter the basic plasma conditions. However, the precise manner in 
which a change in any of these variables affects basic plasma parameters is 
currently unknown. Therefore, depending on the particular application, 
deposition conditions must be carefully characterized and optimized for each 
type of PECVD unit used.
2.2.2.2. Plasma Enhanced CVD of a-Si:H
Although the production of a-Si:H from SiH4 ( or from mixtures of SiH4 
with inert gases or H2) is chemically one of the simplest reactions imaginable, 
the fundamental reactions involved in film formation and the structure- 
property relationships are not yet clearly defined. In general, gas-phase reactive 
species are primarily H, SiH, SiH2y SiH3, and their positive ions[36]. The 
influence of parameters on the quality of a-Si:H, such as rf power [37], 
pressure[38], substrate temperature [39-42], substrate bias[43], electrode 
distance[44] and the use of a triode instead of diode reactor[45] has been well 
established, just as has the dilution of silane gas with inert carrier gases, such 
as the noble gases[46].
The rf power level must be just sufficient to maintain the glow discharge. 
A  rise in the rf power level increases the number of defects such as microvoids 
and promotes a columnar film morphology. High rf power levels lead to strong 
ion bombardment of the growing film. Therefore, power densities are typically 
at the lower end of the range from 0.1 to 2.0 Wfcmi . For discharge in pure 
SiH4, the pressures are typically 5 to 250 mT; pressures as high as a few torr 
may be used if the SiH4 is diluted in H2 or an inert gas to prevent gas-phase 
particulate formation. A  too low pressure increases the influence of ion 
bombardment. Pressures which are too high lead to gas phase polymerization 
resulting in the formation of dust particles which give rise to pinholes in the 
film. In addition, the substrate temperature has an important influence on the 
microstructure and compositions of the as-deposited films. High quality films 
are obtained with substrate temperatures in the range 200—300 *C. An 
increase in substrate temperature in general results in an increased growth of 
microcrystalline films thus increasing the electron mobility and reducing the 
density of localized states. The material is stable up to about 300* C, above 
which Si-H bonds begin to break and hydrogen concentration decreases as a 
result o f its effusion [42]. Also, undoped arSi:H crystallizes near 620* C [47] to 
form polysilicon. Thus high temperatures must be avoided on all a-Si:H
processing if the film is to remain amorphous and hydrogen rich. However, a 
low substrate temperature, just as a high pressure and rf power level, leads to 
the formation of films with a high total hydrogen concentration. Not only SiH 
groups, but also SiH2 groups and (SiH2)n ( n > l)  chains are present, which 
gives rise to a material with poor electronic properties.
A low background concentration of contaminants in the films, which 
originates from system leakage and desorption from the chamber, is obtained 
by a large gas flowrate. Choosing the flow rate too high results in 
transportation of active species outside the reactor before diffusion can take 
place to the substrate surface, which results in a decrease of the growth rate. 
Also, the extent of the departure o f the system from the quasi chemical 
equilibrium strongly influences the deposition kinetics and the attainment of a 
quasi-equilibrium depends on whether or not the residence time of species is 
smaller than the characteristic time of the reaction or the overall reaction time 
constant. Normally a flow rate is chosen in the range 10— 100 seem. Diluting 
the silane gas with inert gases such as He, Ne, Kr, and Ar deteriorates film 
properties. The influence of the carrier gas is dependent on the molecular mass 
qf gets molecules. The deterioration is stronger for dilution with gases haying-a 
higher lnolecular mass.
2.2.3 Substitutional Doping of a-Si:H
Until n- and p-type doping had been demonstrated in glow discharge a- 
Si:H[4], it was generally believed that amorphous semiconductors could not be 
doped by the introduction of impurities. This was based on the arguments that 
all bonds of a trivalent or pentavalent dopant atom introduced into the 
random network would be satisfied by bond rearrangements. The success of the 
doping was attributed to the very low overall density of gap states in glow 
discharge a-Si:H where the introduction of impurities could displace the Fermi 
level several tenths of an electron volt.
Gas phase doping in a-Si:H, both n- and p-type, is achieved by
introducing phosphine (PH2) or diborane (B2Ht) into the reactor. In Figure 
2.5, the room temperature dark conductivity aRx is plotted as a function of 
the doping impurity concentration. It shows that crAr can be controlled over 
some ten orders of magnitude, from IO-12 (Hem)-1 to H F2 (Hem)-1 , with 
both n- and p-type doping, as the Fermi level is moved over approximately 1.2
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Figure 2.5 Dependence of the electrical conductivity of a-Si:H on the 
concentration of gas-phase doping and implanted impurities, 
Including dopant from groups I(A), ID, V, and VII (halogens) of 
the Periodic Table. Dashed lines are for gas-phase doping and 
solid lines are for ion implantation [48].
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In crystalline device technology, ion implantation has become important 
doping technique. With the success of doping a-Si:H from a gaseous source, it 
appeared of fundamental and applied interest to explore the feasibility of this 
technique in the doping of amorphous semiconductors. Mullhr et &1[4@] 
demonstrated that n- and p-type a-8i:H doping could indeed be accomplished 
with ion implantation^ Later work has also shown that it is possible to dope 
this material by implantation of the other substitutional impurities As, Sb, Bi, 
Al, Ga, In, Ti and the interstitial impurities Na, K, Rb and Cs[50]. Figure 2.5 
also shows the conductivity dependence upon the implanted impurity 
concentration for impurities of groups I, HI, V, and VH of Periodic Table. The 
impurities were in this case implanted into a-Si:H films at substrate 
temperature near 280 cC which is near the film deposition temperature. It is 
clear that ion implantation results in the introduction of donors or acceptors 
and the same range of control o f the conductivity can be achieved. However, 
the doping efficiency is 50 to 100 times lower than that of gas phase doping. It 
was also found that the maximum efficiency was observed for implantation at 
temperatures near to that of a-Si:H deposition. By using hot-substrate 
implantation, intensive reconstructions such as the electrical activation of 
impurity atoms and dangling passivation take place as the implant progressed. 
Therefore, the overall damage to the a-Si:H is lower in the cases of a hot 
substrate than for room temperature implants followed by annealing at the 
same temperature. Ion implantation will be particularly useful for fabrication 
high-speed a-S:H TFT CMOS-like circuits, where both n- and p-type doping 
are required on the same substrate.
2.2.4 Contacts to a^Si:H
As with any device research, a low resistance metal/a-Si:H contact is 
indispensable for an unperturbed external access to the intrinsic device. Ideally, 
the contact resistance of such metal contacts should be negligible relative to 
bulk (spaee-charge-limited) or spreading resistance of a-Si:H layer. But this is 
rarely achieved in practice and, from a practical point view, a satisfactory 
ohmic contact is one that does not perturb device performance to any 
significant extent. Until recently, the importance of the contact resistance is 
rarely addressed in a-Si:H devices such as solar cells and thin film transistors. 
This is because its contribution is generally assumed to be negligible compared 
to the intrinsic resistance throughout its region of operation. However, as the 
down scaling of TFT devices continues in both channel length and a-Si:H 
thickness, contact resistance is becoming a limiting factor in device
performance.
Since the metal/a-Si:H barrier height is relatively insensitive to the metal 
work function and the presence of surface states make it virtually impossible to 
engineer an accumulation ohmic contact, a good low resistance ohmic contact 
to an undoped a-Si:H film cannot be achieved by simply evaporating a low 
work function metal onto the a-Si:H surface[51] or vice versa[52]. By strict 
definition, all metals form reasonable Schottky barriers on a-Si:H[53]. In 
practice, however, the ohmicity of an metal/a-Si:H contact depends on such 
factors as the metal reactivity, the interface quality, a-Si:H conductivity and to 
a lesser degree on metal work function [54,55]. Although the variation of the 
potential barrier height (<fo) with the metal work function is not simple 
and linear, an empirical relationship between the contact behavior and barrier 
height (for as-deposited metal on undoped as-deposited a-Si:H) is as 
folloWs[54,55]: (a) an ohmic contact can be achieved if Q<(f)j,/Eg<0.3, and (b) a 
quasi-ohmic contact can be achieved if 0.3<<^j/f?ff<0.5. For example, metals 
such as Eu, Y, Sc, or Mg form exceptionally good ohmic contacts, while others 
like Al, Cu, Mo, or V  form very poor quasi-ohmic contacts to undoped films. 
Metals such as Ho, Hf, Er, or Ti create fair quasi-ohmic contacts to undoped 
films at room temperature. The above observation should be taken with 
caution because the reactivity of the metal and the final interface condition are 
even more important than work function. With all these complications, the 
most efficient method in achieving a good ohmic contact, like in crystalline 
case, is to use a tunneling contact by heavily doping the a-Si:H film in the 
vicinity of the metal/a-Si:H interface.
Several investigations have been performed to study the effects of 
annealing mid doping on the metal/a-Si:H contact performance[56-59]. In 
general, metal silicides formed after annealing improve the quality of the 
interface and decrease its specific contact resistance. For device applications, 
the effect of contact performance on device operation has also been shown in 
several a-Si:H TFT investigations[60,61]. Devices with the doped source/drain 
contact regions yielded significantly higher ON-current than those without the 
doped contact regions. High quality source/drain contacts have also been 
achieved using ion implantation doping [62,63]. Remarkably, a post 
metalization anneal was found to improve the ON-current by at least three 
orders of magnitude[62]. This was attributed to the intermixing of A l/Si 
followed by microcrystallization and hence the increased doping efficiency. 
However, there was no hard evidence for this explanation. In addition, surface 
conditions were not specified immediately before Al metalization, e.g., if there
was significant layer of oxide either due to ion implantation or air exposure. 
The systematic study by Bare et al [63] demonstrated that the effective 
combination of heated implants for better doping efficiency and a BHF dip 
before metalization for oxide removal led to improved contacts.
2.3 The Gate Insulator
As in crystalline MOSFET, The quality of the gate insulator is very vital 
to the performance of a-Si:H TFT’s. As always, an ideal gate insulator should 
possess the following characteristics and properties: (a) possess a large dielectric 
constant and a high breakdown field; (b) contain a trap density as low as 
possible to allow the production of stable devices; (c) have a controllable and 
reproducible composition and structure; (d) its interface with a-Si:H should 
display a minimum of surface states, and a low quantity of fixed charge. Since 
the formation of the insulator layer must also be compatible With the low 
temperature process, a special challenge exists in making even one of these 
requirements completely satisfied. In fact, a significant amount of effortin a- 
SkH TFTs research has been in seeking a better gate insulator. Over the past 
several years, different insulators have been studied as the gate insulator in a- 
SkH TFTs. Besides PECVD SiNxt many others include PECVD SiO2 [64], low 
temperature thermal oxide [65], photo CVD TaOx/SiNx[66], SiOxNy[67], 
PECVD SiO1Ny/SiNx[ft8]t and fluorinated silicon nitride[69].
For high temperature SiO 2, it is a excellent gate insulator due to its larger 
bandgap and lower density of both bulk and interface traps. However, PECVD 
Si O2 has been found generally to have poor electrical characteristics. Thb  
material tended to be porous, showing substantial leakage currents asw ell as 
low electric field breakdown. Recently, a new PECVD SiO 2 was developed by 
a carefully control of plasma parameters such as N%0 to Siff4 ratio, gas flow 
rate, pressure and rf power [70,71]. It b  claimed that the oxide quality b  
approaching that of thermally grown films. Thb oxide has also been used as a 
gate dielectric in a-Si:H TFTs [64]. Although its leakage current was low, no 
appreciable improvements in TFT characteristics were obtained over TFTs 
with a—SiNx:H g&te insulator. Moreover, stability tests have not been 
performed..;'':'/
In the low-temperature thermal oxidation method, strong oxidising agents 
in the liquid phase (HN03:H25 0 4=2:1)[72] or HNO3 vapor[65] were used to 
oxidize the a-Si:H. This method resulted in an excellent interface because the 
oxide was grown inside the a-Si:H layer. Among others, one limitation b  that
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the growth rate is too low (~25 A /h) so that a deposited second insulator is 
often needed.
Work has also been done by engineering the SiNt composition near the a- 
Si:H interface. Inserting a thin Si-rich nitride between a-Si:H and a N-rich 
nitride{73], was reported. In this case the field-effect mobility, subthreshold 
slope, and stability have all been improved. However, it is still not clear 
whether Si-rich or N-rich nitride makes a better interface with a-Si:H, 
especially in regarding TFT stability.
The development of these and other gate dielectrics for a-Si:H TFT is 
obviously still at its primitive stage and extensive research is needed for any of 
them to take the place of PECVD a—SiNt :H. The popularity of a—SiNt :H 
may be attributed to its ease of deposition, large technology base, and 
extensive research over many years. Because of the immense number of 
publications in this field and the restricted space of this thesis only a few 
characteristic references are given below.
Silicon nitride thin films were first deposited with a PEGVD system by 
Sterling and Swann in 1065[74]. The reactant gases tried were Stff4//V2[75], 
Sitf4/JVff3[76], and Siff4/JVff3/JV2[77,78]. Generally, if SiH4- N 2 reactant gas 
is used, the N2 /SiH4 ratio needs to be kept high (100-1000) to avoid the 
formation of silicon-rich films[79,80]. This can lead to low deposition rates, but 
also gives low hydrogen content. On the other hand, because JVtf3 can 
dissociate at much lower energy than JV2, JVtf3/S itf4 ratios can be 
considerably lower [35]. They usually result in higher hydrogen content in the 
film, but offers better thickness and refractive index uniformity [81]. As a 
compromise, Sitf4-JV2-JVff3 reactant gas seems to be more popular in 
industrial production.
As stated previously, the PECVD system for silicon nitride formation has 
many operating variables. Because the charge trapping centers in SiNt  is 
generally attributed to Si dangling bonds[82-84], it is desired that PECVD 
silicon nitride be stoichiometric or slightly N-rich and its properties be close to 
those of high temperature CVD silicon nitride. Much research effort has been 
devoted to achieve this goal. In general, an increase in rf power density 
increases the N /Si ratio in the film[79,85,86]. Because the bonding energy of 
the Si-H bond is less than those of the N-H and N-N bonds, an increase in rf 
power should increase the concentration of reactive nitrogen species relative to 
the number of reactive silicon species and thereby decrease the Si/H ratio in 
the film. At high power densities and at high temperatures, the N /Si ratio
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approaches the stoichiometric value 1.33.
PECVD SiNli made from various combinations of SiH4/NH3/N 2 and 
inert g a s : carriers, contains up to 30 atomic % hydrogen. With the 
understanding of Si— H bond’s involvement in the Staebler-Wronski effect, 
researchers began looking into the effect of hydrogen in a -S iN s'H. 
Surprisingly, it showed that there was no correlation between the densities of 
the dangling bonds and Si—H bonds[87,88]. Further, it has been found that 
an increase in the density of Si—H bonds increases the etch rate in buffered 
HF [89] and causes a deterioration in the characteristics of a MOSFET with a 
nitride passivation layer. In addition, the S i - H  bonds might be associated 
with charge-trapping sites, as shown experimentally [90,91] and
theoretically[92]. However, Robertson and Powell have shown theoretically that 
Si— / f  bonds form the States outside the band gap[82]. Thus the role of Si—H 
bonds as charge-trapping centers is still not clear. One possibility may be the 
Si—H bond breaking event resulting in a Si dangling bond. A recent charge 
injection study also demonstrated the correlation between the SiNgiH charging 
rate and the Si— H density[93]. Nevertheless, there has been an intense effort 
to minimize the hydrogen content, or somehow avoid the harmful effects of 
Si—H. Inspired by the superior properties of a-Si:F film, researchers begin to 
deposit fiuorinated silicon nitride (SiNsF) films. Initial results show much better 
electrical characteristics than with 5tNx:JET films[69,94].
2.4 a-Si:H TFT Technologies
2.4;1 Basic TFT Configurations
Conventionally, various configurations of thin film transistors have been 
classified into four basic structures as shown in Figure 2.6, depending on the 
order of deposition of the gate electrode, the semiconductor layer, the gate 
insulator layer, and the source-drain contacts. The resulting structure is either 
coplanar (source/drain and gate electrodes on the same side of the 
semiconductor film) or staggered (source/drain and gate electrodes on the 
opposite side of the semiconductor film). By inverted structure, it says that the 
gate electrode is the first layer deposited on the substrate.
At present, inverted-staggered structure is most widely used in practical 
applications. There are several technological reasons which favor this structure. 
First, the gate insulator, a-Si:H and a third heavily doped a-Si:H 
microcrystalline Si layer can be deposited sequentially in the same deposition 
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Figure 2.6 Basic thin film transistor configurations
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contamination but also reduces turn-around time. Second, SiNs deposition 
temperature is not limited by a already existing a-Si:H layer. Finally, the 
interface between SiN2 and a-Si:H is of better quality in tertns of both 
interface states density[95] and a-Si:H TFT performance[96]. It was found that 
the different interfaces are the result of specific chemical effects during growth 
and a compositional asymmetry of the two interfaces. The BottOm nitride/a- 
Si:H interface is not abrupt and there is a significant N-tail carried over into 
a-Si:H over a distance greater than about 50 ^[67]. For illustration, a basic 
SiNx gate technology is briefly described. The starting substrate can be glass, 
ceramic, quartz or anything that remains adequately smooth and flat in the 
processing temperature range (<350 * C) of the a-Si:H TFT. A  gate metal 
electrode, typically 500-1000 A thick, is first deposited and then patterned. The 
gate dielectric, usually SiNs or silicon dioxide, then the a-Si:H and the n+ a- 
Si:H layers are deposited by the PECVD method. An Al layer, about I /i thick, 
is then deposited over the source and drain regions after etching back the n+ 
layer over the channel region. This completes the fabrication process.
2.4.2 Novel a-Si:H TFT Technologies
One of the major limitation of conventional a-Si:H TFT devices is the low 
ON-current, which limits the dynamic performance to 10-20 MHz range. While 
an increase in mobility may prove to be difficult to achieve, an increased 
frequency response can be obtained by device engineering and geometric 
considerations.
Dual-gate TFTs, as shown in Figure 2.7a, have been developed in order to 
increase the ON-current [08]. By applying a gate bias to both the* gates, two 
conducting channels are formed. The drain current in the dual-gate mode is 
airways larger than the sum of the two drain currents obtained from single-gate 
Operation. This attributed to the overlap of the two accumulation regions and 
potential redistribution along the channel. Recently, a new hUried double-gate 
TFT structure was reported to obtain high ON-current and high reliability[99]. 
As shown in Figure 2.7b, This novel structure can be fabricated simply by 
adding a gate electrode, G2, and an upper gate insulator, SiN2, to the 
conventional inverted-staggered TFT. In comparison with conventional a-Si:H 
TFTs, the ON-current of this device is three times as high and the threshold 
voltage shift is about one third for the same gate electric field.
Another new device reported by Hack et al [100] is a double injection 
transistor which has a large ON-current. It has a n+ cathode and a p+ anode 
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Figure 2.7 (a) Schematic of a dual-gate a-Si:H TFT[98]. (b) Cross sectional
yiew of the buried double-gate TFT showing an additional buried 
gate, G2, and a very thin gate-insulator, SiN2[99].
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electrons and holes. Since both types of carriers are present, the channel is 
capable of sustaining a much larger amount of charge without violating the 
charge neutrality condition, leading to higher ON-current. The off-current is 
quite high, and thus such a device would be used as a current driver Where a 
large dynamic range required for charge storage is not necessary.
Perhaps the simplest way to increase the operation frequency is to reduce 
the channel length, provided that parasitic effects are not important. However, 
it is very difficult to reliably make devices with a channel length shorter than 5 
fxm by using conventional photolithographic process over a large substrate 
area. To overcome this engineering aspect, Uchida et al[101] developed a 
vertical type TFT where the active transistor is formed along the side walls of 
a metal-insulator-metal structure, Figure 2.8a. The active a-Si:H-SiN-metal 
layers, deposited in a second high vacuum pumpdown, is etched down 
anisotropically by reactive ion etching until flush with the the drain 
metalization. This step reduces the overlap capacitances drastically and results 
in a very small total input capacitance of 0.55 pF/mm. Theexperimental cut­
off frequency for this device is 3 MHz.
For the conventional lateral TFT, self-alignment methods have been 
explored to decrease parasitic capacitance [102,103]. A cross sectional view is 
shown in Figure 2.8b. This process ensures proper gate alignment with source 
and drain contact metallization by performing the photolithography for 
source/drain definition by backlighting from under the glass substrate. The 
opaque gate area defines the inner edge of the source/drain metal so that they 
are perfectly aligned to the gate. The n+ layer is finally etched back to the 
intrinsic layer by RIE.
2.5 Characteristics of a-Si:H Thin Film Transistors
2.5.1 Introduction
The basic principles for an a-Si TFT are similar to that of enhancement 
mode insulated gate field effect transistor (IGFET). When a potential is applied 
at the gate, an accumulation layer of carriers is induced close to the 
insulator/semiconductor interface. This provides a high conductive channel 
between the source and drain electrodes. However, there are features distinct 
from the single-crystal devices. This stems from the relatively large density of 
localized states in the band gap of amorphous semiconductors. In addition, 
there is always the ohmic conduction between the source and drain which 
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Figure 2.8 (a) Schematic cross section of the vertical type TFT
structurellOll. (b) Cross sectional view of an inverted-staggered 
self-aligned TFT.
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The characteristics required of a-Si:H TFT depend on the application for 
which it is to be used. In general, the parameters used to characterize a-Si:H 
TFTs are Ion/hff ratio, field effect mobility Hfe, threshold voltage VT, and 
stability.
2.5.2 Physics and Operation
Like a crystalline MOSFET, an a-Si:H TFT has two basic modes of 
operation, namely, the subthreshold and the above threshold regimes. However, 
there are distinct differences between these two kind of insulated-gate field 
effect transistors.
The basic operation of the transistor can be understood by reference to 
Figure 9, where the band-bending and the occupancy of the electronic states 
are illustrated with a simple density of states diagram. To start with, the 
energy bands are d o s e  to the flat-band condition at zero gate voltage if no 
interface states or fixed charge in the insulator are assumed. For an a-Si:H 
TFT operated in the subthreshold regime, nearly all the induced charge goes 
into the deep localized states in the energy gap of a-Si:H as well as any 
interface states present. With an increase in gate voltage, more states are filled 
by a larger number of accumulated charge carriers, so that the Fermi level 
moves closer to the edge of the conduction band for a n-channel TFT and that 
of the valence band for a p-channel TFT. This leads to a superlinearly increase 
in the concentration of mobile carriers in the extended states[l05]. However, 
due to the ^asymmetrical distribution of donorlike and acceptorlike states in 
the energy band gap, it takes a much larger charge of carriers (holes) to fill the 
donor-like localized states by applying negative bias to the gate than it takes 
to fill the acceptor-like states by applying positive bias. Together With the 
inherently larger band mobility for electrons, this means that the on-current is 
much larger for n-channel a-Si:H TFTs than for p-channel TFTs.
As the gate voltage continually increasing, the Fermi level, enters the 
bandgap tail states. This is the above threshold regime. In this regime, most of 
the induced charge goes into the tail states with only a small fraction going 
into the extend states. Hence the field effect mobility is much less than the 
band mobility. A truly crystalline-like regime can occur only when virtually all 
localized states are filled and the Fermi level at the a-Si:H/insulator interface is 
within about kT/q  of the band edge. Then most of the induced charge goes 
into the extended states and the field-effect mobility is close to the band 
mobility[106]. This condition would require an electric field as 
SxlO6 V/cm  in the insulator with a relative permittivity of about 3.9.
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Band bending profiles
nDEEP > n BT nDEEP < nBT
Occupancyofstates
Figure 2.0 Schematic illustration of the basic operation of an a-Si:H TFT, 
showing the energy band-bending (top) and the occupancy of the 
localized states; UfJeep is the number of electrons in deep states 
and nj3T is the number of electrons in tail states[l04].
Due to technological difficulties, practical a-Si:H TFTs are usually n- 
channel accumulation devices. The static characteristics has been modeled by a 
number of groups[107-110]. Chung and Neudeck [109] derived accurate 
analytical expressions for the static characteristics which take into account the 
bulk defect states and interface defect states. It shows good agreement with 
experimental results. The characteristics shows three distinct regions of 
operation. For Vq- V fbKVt and Vq—Vfb—Vb >  0, the device is essentially in 
the subthreshold regime and the drain current is given by
r _  WP M vO-Vn -AVn )
Ia2
[1—e ■ ]. (2.5)
In the transition region when Vq—Vf b ~> Vj  and Vq—Vfb—Vb> V t , it gives
WA ip - l\VGTr' - { VGT-VD)1').
When Vg- V fb >  Vt and Vg- V fb^VdKV t ,




V q t = V q —VFB— Vt .
In the above equations, W and I are the width and length, respectively. Vq is 
the gate voltage, Vfb the flat band voltage. VT, A, r\, /3, a2 are model 
parameters. Because the field-effect mobility is a function of the gate voltage, 
plots of the square root of saturation current /J/2 vs V q  are generally no longer 
straight lines. In practice, therefore, the threshold voltage is obtained by a two 
parameter least-square fit to the data in saturation using the following 
equation
i D̂ K{VG- V ^ ,  (2.8)
where K  and/y  are functions of different material parameters.
Besides the unipolar operation of a-Si:H TFTs mentioned above, a TFT 
with source and drain contacts which are ohmic for majority and minority 
carriers could also be switched between n-channel and p-channel modes. This is 
termed the ambipplar characteristic. In addition to the ohmic injecting 
contacts, the use of a high-quality gate insulator and a low level o f interface 
state density are required in a-Si:H TFTs in order to observe the ambipolar 
behavior at reasonable gate voltages. This is because the fixed charge in the 
gate insulator would shift the fiat band voltage and hence hinder the formation
of a p-channel (for negative shifts) or a n-channel (for positive shifts). For this 
reason, thermally grown S iO2JIII] was usually used for the gate insulator. 
Very recently, the ambipolar behavior was also observed for a-Si:H TFTs 
employing a PECVD SiNx and Boron-implanted source/drain contacts [112].
Evidence of the ambipolar behavior of a-Si:H TFTs was observed by 
Neudeck and Malhotra in 1975[113] and formal investigation of this property 
was published by Pfleiderer et al[l 14-116]. More recently, numerical models 
were also developed which can predict the output drain characteristics over 
many decades of drain current for a single set of input parameters[117,118]. 
The operation of an ambipolar a-Si:H TFT is best illustrated by Figure 2.10. 
As indicated in the figure, four regions of operation can be identified. The 
characteristics in the first two regions are not much different from that of a 
unipolar device. However, as the device enters region 3, the effects of the 
enhanced hole layer near drain end begin to show up and the current increases 
at a faster rate. In region 4, the current initially increases exponentially. This is 
because the n-channel conduction essentially does not change while the p- 
channel conduction increases as the drain voltage ( Vp) increases.
2.6 a-Si:H TFT Applications
As mentioned previously, a-S:H TFTs have been widely adopted as 
switching elements in commercially available liquid-crystal flat panel displays, 
as image sensors and as logic circuits. However, the major drive for the 
development of a-Si:H TFT technology is in the area of active-matrix liquid 
crystal displays (AMLCD). The TFT-addressed LCD has a much more 
complicated structure than the direct-drive multiplexed TN LCD because of 
the addition of TFT array. In realizing a AMLCD, many factors must be taken 
into account. In addition to considerations for discrete transistors such as their 
structure, operation and characteristics, problems such as addressing scheme, 
uniformity and defects over large areas must also be solved. In this section, 
various issues of a-Si:H TFTs as used in AMLCD will be reviewed and 
discussed.
2.6.1 Fundamental Physical Arrangement and Operation of the AMLCD
A cross-sectional view of one TFT switched pixel is shown in Figure 2,11. 
On the lower glass plate, the TFT array is fabricated as well as the transparent 
driving electrodes for the individual pixels, usually a layer of indium tin oxide 
(ITO). On the upper glass plate, a common electrode, also made of ITO, is 





Figure 2.10 (a) Ambipolar regions of operation; (b) Shrinking electron and
expanding hole layers In an ambipolar a-Si:H TFT beyond 







Figure 2.11 A  cross sectional view of one pixel in a LCD showing the TFT. 
From Ref. [53].
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be used, provided they can withstand the TFT processing environment 
including temperature and etching solutions. The liquid-crystal material, in 
most cases a TN type, is contained between the glass substrates as a layer 5-7 
(im thick. In operation, the liquid-crystal elements are driven by AC voltages 
applied between the pixel electrodes and the common electrode. It should be 
noted that for proper operation, the electrode surfaces must be suitably treated 
to appropriately align the liquid-crystal molecules, and polarizers must be 
provided on the external surfaces of both glass plates.
The circuit arrangement of the complete TFT LCD is shown in Figure 
2.12. As indicated, there are (MxN) pixels addressed by N  data lines and M 
gate lines. This is electrically equivalent to a MOSFET dynamic memory 
circuit. The drive circuits for these lines may be located outside the display 
and connected to these lines, or they may be integrated along the edges of the 
display substrate, fabricated from TFTs based on the same semiconducting 
material.
The use of TFT active matrix is to separate the function of the 
nonlinearity from the LC material itself and use the transistor to provide the 
needed nonlinearity. Ideally, the TFT active matrix can be considered as an 
array of pixel switches. In operation, the gate lines are sequentially activated 
during a frame time, turning on successive rows of TFTs. During the time a 
row of TFTs is turned on, the signal voltages corresponding to that row are 
transferred from the drive circuits to the pixel electrodes through these TFTs. 
After this row of TFTs is turned off, the capacitive charges stored on the pixel 
electrodes may be retained until this row is addressed again provided the OFF 
resistance of TFTs is large enough. To avoid electrolytic effects within the LC 
material, a zero average dc voltage needs to be maintained on the pixel by 
reversing the polarity of the signal voltage each field. An example of the 
driving waveforms and resulting pixel voltage waveforms appearing on an QN 
pixel are shown in Figure 2.13. V q  is the amplitude of the gate signal and ±  V, 
represents the signal voltage. Vpn  is the resultant pixel electrode voltage.
2.6.2 Electrical Requirements
A TFT used in an active matrix can never be an idea,! switch and it has 
finite ON resistance as well as OFF resistance. As such, the minimum 
requirements placed oh its electrical characteristics depend on the display 
application. For simplicity, a bilevel display, which has only two states — ON 
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Column Drivers (Even lines)
Circuit arrangement of TFT LCD: usually, the column and row 
drivers are positioned along the four edges; gate lines correspond 
to scan lines, and display data is transferred through the data 
lines to each pixel.
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Figure 2.13 Driving waveforms for TFT LCD: one frame consists of a positive 
and negative field. The input signal on an activated data line has 
a voltage swing ± V ,; similar signal voltages are applied to the 
other activated data lines in accordance with the picture content; 
Vp is the pixel voltage;
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The requirement of the ON state is based upon the need to charge the
y "  -
pixel capacitor to + V on from - F on during the row select time (— ). If the
M
dependence of the TFT ON characteristics on the pixel voltage and the non- 
uniform charging current during the entire charging cycle are considered, then 
the drive current requirement for the TFT is [118]
Im =2Fm CLCU / T  (2.9)
Where Fon is an engineering factor, typically of magnitude 1~10, to account 
the non-ideal factors and Cic  is the LC capacitance. This is in effect to require 
that the RC time be less than I /F on of the charging period (row select time).
The basic requirement for the active matrix TFT switch is that the 
leakage current through the TFT should not result in an ON pixel losing 
sufficient charge to appear partially or fully OFF. This is a soft requirement in 
the sense that the data pulse could be increased to compensate for the decay. If 
a voltage decay A V on during a field time T  is the maximum for insignificant 
change of the ON pixel brightness, the TFT leakage current at room 
temperature must be
/ ,„ <  F,e A V m CLc /T ,  (2.10)
where F0g  is also an engineering factor to account for the leakage current 
increase at higher temperatures or under strong ambient light. For example, 
the leakage current of the TFT doubles with every 10-degree rise in 
temperature, assuming the activation energy of the semiconductor film to be 
0.6 eV. If the TFT LCD is required to operate up to 60 ° C, then F 0g  factor 
should be at most 0.1.
To have a general feel of the electrical requirements,! typical values for the 
above variables will be assumed. For the LC material, we assume a capacitance 
Cic  of 0.6 pF (dielectric constant er— 10, d=10“u cm, A =6x10“4 cm2) and a 
threshold Von of 1.5 V. Generally, the human eye can easily detect flicker below 
25 Hz, so the minimum frame frequency must be more than 30 Hz or the field 
time T  should be at most 1.6x10”* sec. Further, if we use Fon=*5, F0g=*0.1 and 
AVon=O.! Vfor 90% charge retention, then
/ on>6M xlO-10 A, (2.11)
and
4jr< 6 x l0 -13 A. (2.12)
For M=IOOO, then the ON current and ON/OFF current ratio should be
larger than 6xlO-7 A and IO6, respectively. It should be mentioned that the 
above analysis applies only to bilevel display where a low degree of uniformity 
is acceptable. For a gray-scale display, it requires a much better degree o f  
uniformity in TFT characteristics as well as more stringent conditions for Iom 
Igff and the current ratio. Indeed, the tolerance on the voltage accuracy 
determines the number of grayscale steps.
2,6.3 a-Si:H TFT Technologies in AMLGD
By far a-Si:H TFT is the most widely used switching elements in AMLCD 
mainly because satisfactory switching characteristics and the ability of 
fabrication over large areas. In addition, the requirement for a glass substrate 
is much relaxed due to its low temperature process— typically less than 
300 aC. Inexpensive low temperature glasses such as Corning 7059 or even soft 
soda-lime glass can be used. This is one advantage over poly-Si TFTs which 
require a substrate of hard glass with a softening point above 650 * C such as 
Coring 1733, Hoya NA. 40 and Asahi AN.
For a discrete device of the commonly used inverted-staggered structure, 
the processing issues has been discussed in a previous section. In AMLGD, a 
light-shield layer external to the TFT may be required on the sourCe/drain side 
to reduce light-induced leakage current. If, however, amorphous Si film is very
thin (eg, 300—500 A), the need for the light-shield layer may be avoided. 
Another limitation is the device size. Here the device dimensions can not be 
radically designed as large as required to satisfy the ON-current requirements. 
A trivial upper bound is imposed by the available size of the pixel. If the device 
gets too large it will reduce the transmission of the pixel to unacceptably low
levels. A more important upper bound is caused by parasitic capacitances 
intrinsic tp the particular device such as the gate-source and source-drain 
capacitances. These typically scale with the geometry; this is, as the dimension 
W increases, the parasitic capacitances increase and a larger voltage shift 
appears in the pixel voltage.
One advantage of the TFT-addressed LCD compared to direct-drive LCDs 
is that it offers the possibility of fabricating the driver circuits on the same 
substrate as the display. This would avoid troublesome connections between 
the LCD and driver LSIs, reduce system cost and improve display reliability. 
For example, A 1000x1000 pixel color display requires 4000 external 
connections to drive circuits. By fabricating the drive circuitry simultaneously 
with the active matrix, the total number of external leads can be reduced to
50. The design and operation of the row drivers are less of a problem: than the
column drivers since all the circuits are fully digital and their operating speed 
is relatively low. For interlaced TV operation, the row drivers must operate at 
10 KHz\\2Q\. Assuming a gate length of 10 ptm, the required switching speed 
can be achieved with a field effect mobility of less than 0.5 cm2/V —s. 
Therefore both a-Si and poly-Si are "in principle" suitable. A low-speed gate- 
line-integrated driver has been developed using a-Si:H TFT technology[121], 
On the other hand, the column drivers must operate at frequencies of 8 MHz 
for black and white or 23 MHz for color[l20]. A minimum mobility of 8 
cm?/V—8 is required and therefore a-Si TFT is not suitable for proper 
operation unless very short channel devices are employed.
Another problem area in a-Si:H TFTs is their uniformity and stability. 
The former depends mainly on the manufacturing equipment and the 
processing technology, but the instability is associated with an undesirable 
physical property of the amorphous state semiconductor and gate insulator. 
Advances in both process technologies and device modeling are needed to 
improve the materials quality and to design a better driving scheme.
2.7 Problems and Future Developments
2.7.1 Introduction
At present, the best a-Si:H TFT has the inverted-staggered structure with 
SiNx as the gate insulator. It gives an on/off current ratio of IO7, Hft of 
QScm2/V —8 and a threshold voltage of about 2 V. Its performance is adequate 
for active matrix switching for a LCD. But for the peripheral driver circuits 
and other high speed applications, significant improvement of its current drive 
capability and reliability need to be achieved. In view of the large amount of 
research effort devoted to its process optimization, it seems that further 
improvement of its performance by optimizing the PECVD deposition 
conditions will not be dramatic as long as we stick to the inverted-staggered 
configuration and the present materials. Clearly, thin film microelectronics 
involving a-Si:H TFTs is presently in a very early stage of development. There 
is much room for substantial improvements. The two major issues, i.e., 
increase of speed and elimination of threshold voltage shift, must be solved 
before further applications in analog and digital circuits in large electronics can 
be fully exploited.
2.7.2 Speed Consideration
The standard amorphous silicon TFT is an n-channel enhancement type 
device. In the off state the very low conductivity of intrinsic amorphous silicon, 
which has a band gap of about 1.72 ev, inhibits current flow from source to 
drain* The off currents are on the order of pico-amps. The conductivity can be 
increased by 8 to 9 orders of magnitude by application of a positive gate 
voltage. On currents are generally on the order of micro-amps. It is limited by 
the inherently low electron drift mobility in bulk a-Si:H and by the even lower 
field effect mobility due to a higher density of defects and wider tail states 
distribution near the semiconductor-insulator interface. Improvement of this 
interface implies optimization of the gate insulator deposition conditions as 
well as the a-Si:H; especially in the eaHy stages of deposition.
In general, there are three approaches to increase the current drive 
capability and thus improve the operation speed of the a-Si:H TFT. First, the 
carrier mobilities are increased by improving the a-Si:H and the insulator 
quality as well as improving the S-Si/insulator interface quality. As stated 
earlier, this is expected not to be significant. Second, carrier transit" time across 
the channel is reduced by reducing the channel length and therefore the 
maximum operating frequency fm is increased since / m— where 
V-V]) is the source-drain voltage in the linear region and V=V q- V j  is the 
Voltage in the saturation region. Third, a pew circuit is invented for a-Si:H 
TFTs.
The second approach is generally believed to be the most effective way for 
improving the operation speed of a-Si:H TFTs. This is based on the 
assumption that TFT performance is governed by the surface field model 
which successfully analyzes long channel behavior and that it scales to short 
channels. However, due to the use of conventional photolithographic techniques 
(masks alignment and photo etching) for large area electronics, new TFT  
structures and fabrication technologies have to be used. At present, there 
already appear several approaches, (a) Vertical TFTs. This represent the 
simplest approach to higher speeds, (b) Self-aligned TFT structures. It is 
possible to obtain a short channel device without overlapping source and drain 
capacitance.
Both methods can produce submicron devices. However, it is necessary to 
recognize, first of all, that the source-drain transit time is not the only factor 
limiting speed and performance. The effective field effect mobility, /^e, deduced 
from the TFT characteristics in saturation, is also limited by geometrical or
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extrinsic effects including contact resistance and/or bulk series resistance. The 
latter is expected to be important in inverted-staggered TFT’s where electrons 
must traverse through a intrinsic a-Si:H region on their way to and from the 
channel. Both effects are most significant at large gate voltages, when the 
channel conductance is largest, and for short channel devices, Due to this 
parasitic resistance between source/drain and the device channel, it has been 
determined that there is little improvement for the Ion/I0jj ratio and even a 
decrease in field-effect mobility below a gate length of about 2 micron [103]. It is 
obvious that shrinking devices, particularly reducing channel lengths, leads to 
undesirable short channel effects which must be understood before small 
geometry a-Si:H TFTs can be realized.
2.7.3 Stability Consideration
One of the advantages for using a-Si:H TFTs is the possibility of using 
low-temperature processes and inexpensive glass substrates. However, with 
low-temperature materials there is always an issue of stability. In the case of 
SiNs gated a-Si:H TFTs, the most prominent feature is the decrease of the 
Source-drain current with time or threshold voltage shift for a static gate bias. 
Stability issues of a-Si:H TFTs has been studied intensively by a number of 
research groups, and its improvement is essential for reliable long-term 
performance. Figure 2.14 shows the result of Powell[122] illustrating the 
temperature dependence of the drift. The primary instability mechanisms have 
been identified as the charge trapping in the silicon nitride gate insulator or 
near the interface and the creation of metastable states in the a-Si:H channel 
under gate bias[l23,124].
The first mechanism has a logarithmic time dependence and has a very 
small temperature dependence[123]. It is believed that the rate limiting process 
governing the threshold voltage shift is the charge injection from the a-Si:H to 
the silicon nitride with charge trapping near to the semiconductor interface 
and with no redistribution of the trapped charge in the nitride. It is therefore 
expected to be strongly dependent of the quality of the gate insulator, in 
articular the trap density at or near the a-Si:H/ SiNs interface.
The second mechanism is characteristic of a-Si:H TFTs. If a voltage is 
applied to the gate, electrons are drawn from the bulk of the a-Si:H layer and 
localized deep bandgap states will instantly become filled. Also conduction- 
band tail states arising from weak Si—Si bonds have a probability of 
capturing an electron. These bonds are likely to break when occupied by an 
electron, as suggested by Street and Thompson[125]. The instability of the a-
T ( 0C)
Figure 2.14 The dependence of threshold voltage shift upon voltage and 
temperature, for a fixed time of 6x10® sec, for two polarities of 
gate voltage. From Ref[122].
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Si:H network therefore depends on the degree of band bending as induced by 
the gate voltage. The additional trapped charge implies a reduction of band 
bending and therefore less conduction electrons are available to the channel, as 
is illustrated in Figure 15. The bond-breaking event can be described by the 
reaction [126]
2 T04 + 1~ -► 77 +  T04 -+ T i +  Tf, .
where T4 is the notation for a fourfold coordinated Si atom and T3 is a 
dangling-bond defect. The superscripts denote the charge condition. This shift 
in the TFT threshold voltage can be reversed by annealing at 150 0Cfor about 
2h, as is the case with the Staebler-Wronski effect.
Like the case of MOS transistors, the reliability of a-Si:H TFTs is also 
evaluated by means of the bias-temperature (BT) test, in which maximum­
rating DC voltages are applied at elevated temperatures[127]. In the operation 
of the TFT LCD, the TFT is always driven by a pulse signal. If the pulse- 
temperature (PT) test is used instead of the BT test, the measured lifetime 
becomes much better. However, it is not clear which method is most accurate. 
The required lifetime of an LCD depends on the application. Typically it is 
more than 1,000 hours, but in some cases, it may be more than 10,000 hours. 
The prevailing strategy seems to be to use a variable gate bias to compensate 
for the drift induced by the gate pulses.
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Created defects
Figure 2.15 A  schematic illustration of the metastable states creation process
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CHAPTERS
a-Si:H THIN FILM TRANSISTOR PROCESS DEVELOPMENT
3.1 Introduction
As stated in Chapter 2, an inverted-staggered a-Si:H TFT employing 
PECVD a—StNs:H as the gate insulator is the most widely used configuration 
both in practical applications and in basic research. In order to investigate the 
parasitic effects on a-Si:H TFT performance, it was first necessary to be able to 
fabricate the basic TFT structures. Previous work on a-Si:H TFTs at Purdue 
University either employed thermal SiOi as the gate insulator or used PECVD 
SiNx which was grown elsewhere. Therefore, plasma deposition of SiNx at 
Purdue and its characterization was the first step in this project. From these 
initial optimization results, a-Si:H TFTs were fabricated and tested. Devices 
with this newly developed gate insulator show a significant improvement in 
performance and they are comparable to those with silicon nitride deposited 
from other laboratories. Finally, further studies were performed on the effects 
of processing parameters such as rf power and NHi  plasma treatment for 
nitride deposition. This chapter details these process development efforts.
3.2 Development of High Quality PECVD a—SiNx:H
3.2.1 Test Structure
As stated previously, no charge traps, or as little as possible, and a small 
leakage current are required for a good gate insulator. To accurately define the 
properties of a —SiNx:H, a suitable test structure should be designed first. 
Ideally, it should give us information about the trap density in a—SiNx:H, 
besides leakage current, and it should be easy to fabricate when compared with 
TFTs. This appears to be a very difficult task because there is no standard 
method which satisfies the two requirements. To the author’s knowledge, only 
one method, using a MNOS structure, was experimentally used for obtaining
the bulk trap density of [128]. The disadvantages are the growth of a very 
thin oxide and the need for a complex measurement setup for avalanche 
injection and charge centroid determination. This is no better than fabricating 
TFTsdirectly.:..:
One Of the simplest possible structures is the metal-insulator-metal (MIM) 
sandwich. There exist other theories which can in principle give the insulator 
trap parameters in this structure. These techniques rely either on the space 
charge-limited conduction (SCLG) mechanism[129] or on the isothermal 
current-time characteristics|130,131]. The SCLC method has been widely used 
for obtaining the gap states of a-Si and the trap density of some insulators. 
Two requirements, however, need to be fulfilled in order to observe the SCLC 
of significant magnitude. First, at least one of the two electrodes must make an 
ohmic contact. This requires that there is an inexhaustible supply of free 
carriers in the dielectric near the injecting electrode. Second, the insulator 
must be relatively free from trapping defects. If the trap density ATj is too 
large, the field across the sample may cause break down before the trap filled 
limit is reached. The last requirement may turn out to be the most stringent in 
the present study because low temperature a—SiNs:H is notorious for its large 
trap density. On the contrary, one of the basic assumptions used in the 
isothermal I-t theory is the presence of two blocking contacts. As such, the 
donor-type density Nt is included in the formulation by considering the 
transient charge storage in the Schottky barrier depletion region. The question 
is whether it is applicable to the present case because it has not been to date 
verified experimentally.
In view of all the uncertainties stated above, it was a very difficult task to 
find a simple as well as reliable test structure. The MNM sandwich structure 
was chosen because it can at least give the leakage current of a—SiNt :H thin 
films. Because there is no clear cut basis on which it can be decided whether a 
contact is "ohmic" or blocking before the contact is established, the 
applicability of two trap-extraction methods is unknown.
The MNM test capacitors are of square shape with lateral dimensions of 
100, 200, 300, 500, and 1000 /im. Figure 3.1 displays a cross-sectional view of 
this MNM test structure. This structure is very simple and involves only three 
masking levels. In fabricating the MNM-C’s, two-inch, thermally Oxidized Si 
wafers were used as the substrate. After patterning the sputter-deposited 
bottom metal (Cr or Al-Si), a—SiNsiH was then deposited in a PECVP system 
using various gas compositions. Mesa etch of the a—S\Nx:H was performed in 
the same plasma system using CF 4 gas. The structure was completed by
Substrate
Figure 3.1 Cross-sectional view of the MNM test structure,
sputter-depositing and patterning of the top metal (Cr or Al-Si).
3,2.2 Plasma Deposition of a^SiNs:H
The reactor used for a—SiNz:H deposition was the TECHNICS Planar 
Etch II-A system with a PD H-B deposition module. This capacitively-Coupled 
plasma-enhanced CVD system contains a vacuum chamber with radial gas 
input and an axial exhaust, a 30 KHz 500 W solid state power supply, and has 
11 inch diameter electrodes separated by I inch. The lower electrode contains a 
substrate heater controllable up to 350‘ C and serves as the deposition platen. 
The vacuum chamber is evacuated with a 400 I/min two-stage, direct-drive 
Alcatel model 2012A mechanical pump. To reduce wear on mechanical pump 
parts subjected to Si particulates during deposition, the pump is equipped with 
a Motor Guard model 111300 oil purification system. The deposition process 
gases are metered into the vacuum chamber under the control of MKS model 
2295B-00100 mass flow controller via a small gas ring located Underneath the 
deposition platen. An MKS type 253A-1-40-2 exhaust valve controller (EVC) 
maintains the desired chamber pressure during deposition. The gases exhausted 
from the chamber are passed through an exhaust gas heater at 800 * C for 
thermal decomposition to insure the removal of all toxic and flam m able gas 
products prior to exhausting them into the surrounding environment.
The PEGVD system for silicon nitride film growth has many operating 
variables. The large variable space has made the control mid reproducibility of 
film properties and composition difficult, if not impossible. However, it was 
found[l32] that rf power input and Nff^/SiHi gas ratio had the largest effects 
on film properties such as refractive index and N /Si ratio. Pressure was 
somewhat less important, while substrate temperature had little or no effect. 
All variables except temperature had significant effects on film growth rate and 
hydrogen content. Therefore* only the feed gas composition was varied during 
this initial optimization process. AU other parameters were fixed at some 
particular set of values which were known to give good silicon nitride according 
to the literature. These parameters were
RF pow er=5 0 W 
Temperaturer=SOO * C 
Pressure=330 m T - 600 mT,
Depositions are performed by loading substrates into the vacuum chamber 
and evacuating the chamber to less than 70 mT. Nitrogen gas is then fed into 
the chamber at 50 seem, while the deposition platen is heated to the desired 
deposition temperature. At this temperature, the Af2 fa switched off and the
50
appropriate deposition gases are metered into the chamber at preset flow rates. 
The EVC is set at the desired deposition pressure and the plasma ignited by 
turning on the rf generator to a preset value. The deposition proceeds until the 
desired thickness of the deposited material is obtained. At the completion of 
the deposition, the RF generator, substrate heater and deposition gas switches 
are turned off and the EVC opened. After the channel readings on MFC 
becomes zero, Ni is then allowed to flow through the chamber until its 
temperature is reduced to below 12010 C.
3.2.3 Electrical Characterization of the MIM Capacitors
3.2.3.1 DC Conduction Measurements
The DC conduction measurements were carried out using a stepped bias 
source on the HP 4140B pico-ammeter/DC voltage source, which was 
controlled "-by the HP 9845B desktop computer via the HP-IB interface bus. 
Most of the samples were found to have a low leakage current typically below 
TQ~sA /cm ~2 at a field I MV/cm. Capacitors with different contact metals 
such as Cr/SiNt /A l-S i  as well as Cr/SiNi /Cr showed the same I-V 
characteristics at either polarity. Therefore, Cr /SiNg/ Cr structures will be 
implied in the following discussion unless otherwise stated.
Figure 3.2 shows the room temperature current density vs the square root 
of the electric field measured on three MIM structures. They are representative 
samples from all the compositions fabricated. It is obvious that the film 
conductivity is a strong function of Ni /NHz/SiH^ fl°w ratio (i.e., composition) 
and the electric filed. The gas flow ratios are 0/30/18, 0 /50 /5  and 50/50/5 in 
seem for curves (a), (b) and (c) in Figure 3.2, respectively. At fields below 
about I MV/cm, all samples showed ohmic characteristics. Leakage current are 
similar for films deposited without Ni addition. Films deposited with Ni 
addition have a leakage current at least one order of magnitude lower. At 
higher fields, there appears a much larger difference in leakage current. 
Current density varies exponentially with the square root of the field for films 
without Ni addition (ie, curve (a) and (b)), while curve (c) is still near ohmic. 
Therefore, films with a higher NHz/SiH4 ratio and Ni addition have a higher 
quality as far as leakage current is concerned.
The linear relationship in the high electric field region for curves (a) and 
(b) suggests that the electronic conduction mechanism in the PECVD 
a—SiNt :H is either bulk limited Poole-FrenkeS emission or electrode limited 






Figure 3.2 Current density vs square root of electric field for MIM capacitors 
at room temperature. The feeding gas flow ratios are as 
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while Poole-Frenkel emission can be expressed as
J-CSexp - q i f o - v W / n W d )
(3.1)
(3.2)
where A is the Richardson constant, C is a constant determined by the trap 
density, <f>g and <f>g are the Schottky barrier height and Poole-Frenkel barrier 
height, and 60 and £4 are the dielectric constant of free space and the dynamic 




in terms of conductivity a  with
£<,=14.67/T 2 [slope (loga/S*)}2. (3.4)
Therefore, if a Poole-Frenkel conduction mechanism dominates, a plot of 
log<x vs v i F  gives a slope being twice that of the Schottky plot. The dynamic 
dielectric constant £<, so determined identifies the conduction mechanism 
because it must satisfy the following self-consistent criteria
C0o^ e dS e t , (3.5)
where C00 and £, are the optical and static dielectric constants respectively.
Figure 3.3 shows the high field Poole-Frenkel plot for the two films 
without feeding AT2. A least square fit to the data results in a dynamic 
dielectric constant of 2.66 for T385d and 3.44 for T1556d. For PECVD 
a—SiNx:H films, the refractive index is usually in the range of 1.75~2.36[l33]. 
This corresponds to a optical dielectric constant range of 3.06~5.57. Although 
the Schottky plot also showed a straight line at high fields, it gave a dynamic 
dielectric constant below I. Therefore, we conclude that the data are closely 
represented by a Poole-Frenkel model. The same conduction mechanism has 
also been observed for CVD Si3N4 films[134] and for PECVD a—SiNs:H alloy 
films[85,135-138].
Besides the leakage current test, the main purpose for our DC conduction 
experiments is neither to add another piece of evidence for the conduction 
mechanism nor to quantitatively determine the barrier height or trap density. 







0  T385d 
♦ T1556d
Figure 3.3 High field Poole-Frenkel plot for MLM capacitors at room 
temperature, (a) Nj /NH3 /SiH4= 0 /3 0 /1 8 , (b) 0 /50 /5  in seem 
unit.
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will serve our goal of process optimization. Specifically, we are interested in the 
zero field intercept <7,- of the log<r us V^F plot, where Oi is given by
g d > a
a‘- h> c~ u n -  m
Obviously, a higher barrier height <pg is desirable for a lower leakage current. 
Although the constant C is a function of trap density, it is usually not used for 
the interpretation of experimental data. First, the value of C depends on many 
material specific parameters such as the density of states of donors Nj, 
acceptors Na and traps Nt. Secondly, <7,- is a very weak function of the trap 
density. In PECVD a—SiNx:H, it is calculated that Si dangling bonds are the 
only intrinsic gap defect state[139]. In a sense, the Si dangling bonds can act as 
both trap and donor centers. This would give a trap density dependence of C 
only through the mobility term if we assume Nj=Nt and use the expression 
C=CfiNe(NjfNt)^ given by Simmons[140,141]. In a first approximation, IogC 
will be neglected and Oi  is assumed to be a function of 4>g only. Because a 
higher barrier height can also mean a lower defect density, Oi might be a good 
indicator for both leakage current and defect density; that is, we want a (Ti as 
small as possible. Indeed, Maeda et al found that the barrier heights and 
dielectric strength become larger and stronger for films deposited at higher 
substrate temperature and rf power density, i.e., for film structure approaching 
that of a perfect St3AT4 film[85].
According to the above arguments, it can be inferred that film T1556d has 
a lower defect density than film T385d since Oi of the former is about one 
order of magnitude smaller. Above all, film T2715a, deposited from the gas 
flow ratio of Ni/NH$/SiH4 =50/50/5 (in seem), should have the lowest defect 
density because the I-V characteristics is still near ohmic up to 4 MV/cm.
3.2.3.2 Capacitance Measurement
The capacitance of the MIM sandwich was measured using an HP 4275A 
multi-frequency LCR meter. Ten discrete operating frequencies were available 
between 10 KHz and 10 MHz in 1-2-4 increments. The bridge normally 
provides 4% significant digits of accuracy, but can supply an extra significant 
digit at the expense Of longer measurement times by using the "high resolution" 
mode. To minimize external noise and wiring capacitances, the packaged 
devices and LCR meter were connected to each other through coaxial cables 
and devices were kept in the dark. The total parasitic capacitance in the
system was corrected by the zero-offset operation of the bridge and the circuit 
mode was in the parallel configuration. The static dielectric constant e, was 
then calculated from
'At*, (3.7)
where d, A, and Cyeo are the sample thickness, sample area and geometrical 
capacitance. In general Cgeo need not be equal to the measured capacitance 
Cm, as the latter may also include effects due to electrode layers, edge and 
Stray fields.
To determine the appropriate frequency at which Cm-  Cyeo, capacitors 
with different sizes and different compositions Were first measured as a function 
of frequency. In general, measured capacitances decrease With frequency, 
especially near the higher end. For capacitors smaller than 2 .5x l0 - " cm- , the 
relative decrease in Cm is in the range of 9%~20%. However, the dielectric loss 
for 0.1cm2 capacitors is approximately 73%. Figure 3.4 illustrates theresults 
for a sample of thickness 0 .29/m  and area OtOlcmss. It is noted that the 
capacitance tends towards a saturation value at lower frequences below about 
400 KHz. The general shape is very similar to a Debye-type relaxation behavior 
Silthough the relaxation time seems to be a little small. Because ac conductance 
was not measured, a Cole-Cole plot is not presented to verify this frequency 
dependence. Nevertheless, a least square fit is performed to see if one can get 
reasonable static dielectric constant ee, optical dielectric constant C66, and 
relaxation time constant r. By multiplying Ae0/d  to the Debye relaxation 
equation
I  .  c J c C X ) .  ■
£ _£“ T +a 7  ' { )
a three-parameter least-square fit gives 1.4, 7.5 and 3 .4xl0-8 s for C00, ee, and r 
respectively. The curve fitting is shown as the solid line in Figure 3.4 and 
should be considered very good. The resulting C0o and et values well agrees 
With literature values. This seems to indicate that the equivalent parallel 
circuit is a gck>d model for the nitride films. Therefore, the static (zero- 
frequency) dielectric constants e, of all a—SiN1:H films were calculated from 
capacitances measured at 100 kHz.
The calculated static dielectric constants spread to a wide range between
7.3 and 14.3 although 85% of the values are lying in the range 7~9 . Figure 3.5  
gives dielectric constants histograms Which were calculated from different sized 





fit to Debye equation
i ■ urn
Figure 3.4 Plot of capacitance vs frequency for a C r S iN i -C r  capacitor 
(SiNt  thickness =0.29 pm and A «0.01 cm2) at room 
temperature. The solid line is a least square fit to the Debye 
relaxation equation for the real value of the permittivity.
12 13 14 15 1610 11
Dielectric constant
Figure 3,5 Frequency histogram of static dielectric constant for capacitors 
with a—SiNx :H deposited at a feeding-gas composition of 
N2Z m 3Zsm4=  60/60/5 (in seem).
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feeding-gas composition of N^/NH^/SM4=50/50/5 (in seem). However, there 
appears a general pattern between the dielectric constant and the capacitor 
size. Generally, the apparent dielectric constant increases with decreasing 
capacitor size and its standard deviation is less than 0.1 for a given size. This 
size effect is shown in Figure 3.6 in terms of dielectric constant ys lateral 
dimension of the square capacitors.
To understand the larger apparent et values for smaller capacitors, one 
must consider parasitic and contact effects. Most importantly, it should be 
borne in mind that the experimental MNM capacitors are two terminal devices 
because guard electrodes were not implemented. As such, they are subject to 
fringing and stray capacitance effects. Fringing effects give rise to an edge 
capacitance Ce that causes the measured capacitance Cm to be higher than the 
true geometric value Cgeo and its weight increases with decreasing capacitor 
size. If these parasitic capacitance can be expressed in terms of farads per 
centimeter of parameter, Cpt then the measured capacitance Cm would have 
the following form
Cm=C 0A^CpP t (3.9)
where P is the parameter of the capacitor. Therefore, the measured apparent 
dielectric constant em should also have a correction term added to the true 




If the above assumption holds, em should be a linear function of (P /A ) and the 
y-intercept gives the true dielectric constant er. As shown in Figure 3.7, the 
measured data points are very well represented by a straight line. This gives a 
true dielectric constant of 6.6 and the parasitic capacitance Cp of 59.5 pF/em. 
It is estimated that Ct due to fringing effects should be a small fraction of Cp 
even for the smallest capacitors (lxlO -4 cm2) measured. Therefore, there must 
be other stray capacitances which are proportional to (P /A ). In passing, the 
electrode contact effect can not be neglected. One example would be a MIM 
capacitor with blocking contacts. In this case, the measured capacitance 
becomes frequency independent and equal to the geometric capacitance only at 
very high frequency [142,143]. However, this seems to be not the case here 
because the Schottky barrier capacitance is also proportional to the capacitor 
area.
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Capacitor dimension, a (^ m )
Figure 3.6 Calculated dielectric constant vs lateral dimension of the square 
capacitors with a—SiNx :H deposited at a gas composition of 
N2/NH3/SiH4=  50/50/5  (in seem).
o Measured es
fit: y = 6 5644 + 1.9475e-2x
Figure 3.7 Measured apparent dielectric constant as a function of the area 
normalized parameter.
3.3 Fabrication and Performance of Initial a-Si:H TFTs
3.3.1 Introduction
The main reason for going into the troublesome characterization of 
O --SiNsIff was to find an optimal set of deposition parameters and to fabricate 
a-Si:H TFTs without external insulators. Although the optimization described 
in the last section is definitely incomplete due to, among others, time 
limitation, a better condition is obviously the one using Siff+/N H $ / N i  as the 
inlet gaS composition. To demonstrate this conclusion, TFTs using the 
optimized nitride as the gate insulator were fabricated. This would also serve 
as the starting point for future optimization and for investigating the device 
physics. ■
To establish a performance baseline from which to compare the 
performance o f the TFTs made with the optimized a —SiN s: ff  films and other 
films previously used here, the old TFT mask set was used for the fabrication. 
Except for the SiN s deposition step and the sputter-deposited Cr gate 
metalization, the TFT device structure and the fabrication processes are the 
same as those described elsewhere[l44]. However, for continuity and 
understanding, only an illustrative description is given in this document.
3.3.2 Device Structure and Fabrication Steps
The a-Si:H TFT device is of the inverted-staggered structure as shown in 
Figure 3.8. The entire structure was fabricated on a 2 inch silicon wafer with 
thermally grown S iO 2, which neither influences the device characteristics nor 
the fabrication process. Three masking levels were used for the fabrication of 
this structure. They were the gate metal definition, arSiiH /a —SiN s:H  island 
etching, and source-drain ion implantation/metalization. The drawn 
dimensions of the devices were as following. One group of the devices had a 
fixed channel width of 950 fim and varied channel lengths of 25, 50, 75, 100, 
150, and 200 jum. There were also devices with a channel length of 10 pun and 
channel widths of 450 and 950 pm respectively. The following outline 
highlights the fabrication steps in the processing of the initial TFTs. Figure 3.9 
illustrates the cross-sectional views at each of the major steps.
I. G atem etallization(M A SK l)
After defining the gate metal pattern using positive photoresist, chromium 
film was deposited using the PERKIN ELMER sputtering system and 





Figure 3.8 A three dimensional view of the a-Si:H thin film transistor.
C h rom e^  Substrate
Gate
(a) Deposit and define the chrome gate using the Hrst mask
Chrome Substrate
Gate




(c) Define SiNx and i a-Si:H using second mask and plasma etch 
the unwanted regions




(d) Define postive resist mask and ion implant phosphorus to form 
source- drain contact regions
(e) Deposit Al-Si over the entire wafer surface
i a-Si
Cr Gate Substrate
(f) Liftoff the Al-Si to obtain the final device cross-section 
Figure 3.0 (Continued.)
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dean  and smooth chrome surface and to prevent photoresist damage, a 
combination of sputter deposit and bias sputter modes were used during 
the film deposition. By trial and error the following conditions were 
obtained:
1) presputter target for 3Q minutes as usual,
2) sputter deposit Cr on wafers for 2 minutes:
Ar pressure=6 mT 
forward power= 100 W
3) bias sputter for 15 minutes:
Arpressure=O m T  
forward power= 100 W 
substrate b ia s= 25 V  
This gave a chromium thickness of 850A.
2. a— SiNt :Hand a-Si:H deposition
Load the wafer into the TECHNICS plasmasystem and deposit a—SiNs:H 
with the following conditions:
RF pow er=50 W
Temperature=SOO0C
Pressure=612 mT
NHz/Ni /SiH4=BO/50/5  On seem)
T im e=7 minutes
This yields approximately 1500 A of nitride.
It should be mentioned that before growing the a-Si:H film the change­
over of gasses may be very important. This was done by purging the 
system with 50 seem SiH4 until the temperature became stable at the new 
■ setting.
The a-Si:H was then deposited Using the following condition: 
R Fpow er=O W  
Temperatu r e = 2600 C 
Pressure=350 mT 
SiH4=BO seem 
T im e=  18 minutes
The deposition was performed at a rate of 39 Afmin resulting in about 
700 A of a-Si:H. However, the deposition rate very much depends upon 
the wafer location on the ground electrode with the worst variation of
300%. This is largely because of the reactor design such that the inlet gas 
dispersing is non-uniform. In addition, the lower pressure USied also 
contributes to the non-uniformity. It has been Verified that the film 
thicknfess is very uniform across the whole ground electrode if a gas 
pressure of 500 mT is used while keeping the residence time constant. 
Therefore, a wafer is always kept at a fixed location for different runs.
3. Plasma etching of SiNx and U-SirH (MASK 2)
Islands of the SiNx were defined using positive photoresist. The
unwanted parts were then etched off in the CF4 plasma under the 
following condition:
RF power= 80 W 
Pressure=200 mT 
CF4 = 2 0  seem 
T im e= 10 minutes.
4. Sburce/Drain implantation (MASK 3)
A double layer of AZ 1350J-SF photoresist Vras used for the ion 
implantation mask. By simply repeating the positive photoresist procedure 
twice, a 2.3 (Ain  layer was obtained. An Accelerators, Inc. AIM 210 
implanter was used to implant phosphorus ions with a dose of 1016cm-2 , 
energy of 30KeV and with a beam current less than 50 (AA.
5. Metallization and Anneal
After source/drain implantation, about 0.1 (.tni of Al-Si was sputter 
deposited in the PERKIN ELMER sputtering system. The photoresist 
mask for ion implantation also served as the liftoff pattern here. Care 
must be taken not to damage the Al contact feature since the ion 
implanted photoresist is difficult to remove in acetone. To improve 
contact performance, a post metallization anneal was then performed in 
the TECHNICS plasma system. Annealing conditions were:
Temperature=200 cC 
Pressure=550 mT 
N j//?2= 3 0 /4 5  (in seem)
Time=SOminutes
-~T. J-^  v.-V' y ’■ •'" " ',,v- '■ ‘ ̂
3.3.3 Performance of Initial a-Si:H TFTs
The a-Si:H TFT characterizatioh measurements were performed on the 
same HP data acquisition system as described in the DC conduction of 
a—SiNx:H. Both transfer {Id vs Vq) and output drain (//> vs Vp) 
characteristics were measured through the control of the software program 
TFTIVB. The transfer characteristics were retraced back to the start voltage 
to examine the device hysteresis, while the output drain characteristics 
included only a forward voltage sweep. A  hold time of 10 second was used to 
allpw settling o f  the device current at each applied voltage.
The probe-level characteristics of a-Si:H TFTs fabricated in this initial 
run are shown in Figure 3.10 to Figure 3.12. Figure 3.10 shows the transfer 
characteristics which is representative of 15 tested devices. It gives 
subthreshold slope of 0.47 V/decade, a maximum hysteresis width of 0.48 V, 
and current ON/OFF ratio of larger than IO7. The best results among the 
tested are shoWn in Figure 3.11 and Figure 3.12 with its transfer and output 
characteristics. The most obvious attribute in Figure 3.11 is its very small 
hysteresis. In terms of most standards used for characterization, the 
performance of these devices is at least comparable to those state of the art 
results reported in the literature. To help realizing the importance of the 
aforementioned a—SiNx:H optimization process, it is most revealing to directly 
compare the present devices with those fabricated using the same process. 
Figure 3.13 illustrates the transfer characteristics of devices using unoptimized 
Purdue a—SiNx:H. The a—SiNx:Hwas deposited at a gas pressure of 330 mT 
and & NH3/SiH^ ratio of 30/18 (in seem). Temperature and rf power were the 
same as used in the present case. The unacceptably large hysteresis was shown 
to be the result of a significant charge trapping in the gate nitride [144].
The hysteresis exhibited by the transfer characteristics has been attributed 
to charge trapping in a—StNx:H, interface state traps, and the bulk a-Si:H 
traps. The transfer curve does not give information about each individual 
trapping mechanism but only their combined effect. However, for devices 
fabricated under the same process and using the same a-Si:H, then the 
hysteresis width is indeed a figure of merit which can be used to compare 
charge trapping effects in the gate nitride. Looking back at the deposition 
conditions of the MNM a-S iN x: H T 385d, one notices that they are almost the 
same as thoseused for the unoptimized nitride of Figure 3.13. Therefore, their 
leakage and trapping properties should very much resemble to each o th er/In 
Section 3.2.3.1, it was argued that a—SiNx:H deposited with AT2 addition 
(T2715a) should have a lower defect density than those deposited without N 2
Vq (volts)
Figure 3.10 The typical transfer characteristics of the initial TFTs with 





Figure 3.11 The best transfer characteristics of the initial TFTs among 15 
measured devices with Purdue SiNx. ( W /L = 9 .5 , Vd = 2  V).
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Figure 3.12 The output characteristics of the device in Figure 3.11.
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Figure 3.13 The transfer characteristics of a-Si:H TFT with unoptimized
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and under a higher SiH 4 to NH3 flow ratio (T385d, T1556d). It appears that 
the conclusion drawn from MNM DC conduction still holds in 0 —SiNt :H gated 
a-Si:H TFTs as far as hysteresis is concerned. Therefore, MNM device can be a 
simple and useful test structure for optimizing not only leakage current but 
also trapping characteristics.
3.4 Effect of RF Power and NH3 Plasma Treatment of the Gate Nitride
3.4.1 Introduction
As mentioned in Chapter 2, much of the research on improving material 
quality in a-Si:H TFTs has been focused on gate a~SiNs:H. This is because it is 
a three element alloy and its quality as a gate material is greatly dependent on 
its deposition conditions. Many research groups have published results 
concerning this aspect. However, the basic physics and chemistry have not yet 
been fully understood. The preliminary work on a —SiNx:H deposition as 
described in Section 3.2 only investigated the influence of the inlet gas 
compositions. Although significant improvement in TFT characteristics was 
achieved, there may be much room for further work in view of the large 
variable space of the PECVD system. One of the more important macroscopic 
parameters is the rf power density. It was found that the nitrogen 
concentration increases with increasing rf power density. The hydrogen 
concentration and fixed surface charge density in a SiN giH  decrease with 
increasing rf power density[l45]. However, the high energy particles (primarily 
ions) at high rf power may create more defects in the growing a S iN giH  films. 
Hence there seems to be an optimal power density between these two extremes.
Plasma technologies have been used extensively in the last decade not only 
for the fabrication of very large scale integrated (VLSI) circuits, but also for 
the modification of various material properties. This has led to the 
development of plasma nitridation techniques for both bare silicon surfaces and 
thermal oxidized Si[146~149]. It was observed that nitridation of silicon can 
occur by NH3 plasma treatment and it resulted in MISFETs with high field- 
effect mobility[l50]. The nitridation reaction is also chemically possible with 
other materials. Indeed, a S i 3 N 4 :ff/a-SisH superlattices have been fabricated 
by using the plasma enhanced nitridation of a-Si:H[l51]. This low temperature 
technology would give another degree of freedom in a fabrication process. 
However, studies have shown that plasma-induced defects in the SiO3/Si 
structure are similar to those created by other radiation sources, which results 
in the trapping of positive charge in the oxide, generation of interface states,
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and neutral traps. In the fabrication processes of a-Si:H TFTs, JVJf3 is a 
common deposition gas and its plasma consists of various nitriding species and 
excited hydrogen which is often beneficial due to its ability for dangling bond 
passivation. Therefore, it would be very interesting and important to know 
whether the NH3 plasma will improve or degrade the interface properties of 
the &-SiNx:H/R-SiiR structure.
In the experiments of this section, the R-SiN1IH gate insulator, deposited 
at different rf power densities, was first treated with NH3 plasma, and this was 
then followed by a-Si:H deposition as is typical for staggered inverted TFTs. 
Results were obtained directly from a-Si:H TFTs by measuring their transfer 
characteristics and by other bias-temperature stressing experiments.
3.4.2 Device Fabrication and Characterization
The TFTs used in this work have the same structure and fabrication 
sequence as detailed in subsection 3.3.2. The differences is in the deposition of 
SiNx gate insulator and its plasma treatment. For all wafers, a-Si:H films were 
deposited from a glow discharge of pure SiH4, at a substrate temperature of 
260 * C and rf power of 6 W. The gas pressure was 0.35 Torr and flow rate was 
50 seem. For the deposition of SiNxi the substrate temperature was fixed at 
320* C and the gas pressure at 0.6 Torr, and the flow rates of gases were 
NH3/N 2 /SiH4 — 50/50/5 (seem). The rf powers used were 25, 50 and 100 W.
For those runs with NH3 plasma treatment immediately following SiNx 
deposition, a pump-out of residual gases was followed by 10 minutes of NH3 
plasma treatment performed at a rf power density of 40.8 mW /em2 with a gas 
pressure of 0.5 Torr and flow rate of 50 seem. The gas change-over prior to a- 
Si:H deposition was done by purging the system with 50 seem of SiH4 and by 
repetition of pump-down (<00 mT)/purge (600 mT) for three times.
Electrical characteristics of the TFTs were measured on packaged devices 
with an HP 414QB pico-ammeter/DC voltage source, which is controlled by an 
HP 9000 series 236 computer through the software program TFTIVT. The 
threshold voltage and field effect mobility were determined from the x  intercept 
and slope of the square law model [152]. All current was measured with a hold 
time of 10 s after each voltage change.
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3.4.3 TFT Subthreshold Characteristics
Figure 3.14 is representative of the transfer characteristics of a-Si TFTs 
deposited at an rf power of 100 W with no plasma treatment, while Figure 3.15 
for the corresponding plasma treated devices. All devices measured showed an 
current on/off ratio of larger than IO7 with an off current, for Vy <0, less than 
IO-13, the noise level of the present measurements. However, differences exist 
in the two important parameters of the transfer characteristics, namely I) the 
subthreshold slope'(S), defined as the inverse of logarithmic Id- V q slope which 
is dVqs/ d{loglD) and 2) the width of hysteresis.
The subthreshold slope S is directly related to the ability to shift the 
Fermi level through the distribution of gap states N(E) and therefore is an 
useful measure of the effective density of gap states N1- [3] in the bulk a-Si:H 
and any interface states present between the insulator and a-Si:H. An 
approximate relation can be written as [153]
€»i K B ldint
(3.11)
where e0 is the permittivity of free space, eit and e,„, are the dielectric 
constants of amorphous silicon and gate insulator, respectively, T is the 
measurement temperature and dint the thickness of the gate insulator. For all 
devices, the arSi:H was deposited under the same conditions! The gate nitride 
deposition conditions were identical except for rf power levels of 25, 50 and 100 
watts. For those NH3 plasma treated SiNx surfaces, the conditions were also 
kept constant. Hence, the subthreshold slope S gives information exclusively 
about the interface; i.e., the smaller the S, the smaller the interface state 
density. Figure 3.16 shows the subthreshold slope dependence on rf power of 
SiNx deposition and on NH3 plasma treatment. It can be seen that S decreases 
with increasing rf power density, especially at higher values. At the time of this 
writting, the N /Si ratio of the gate a—SiNgiH has not been experimentally 
determined under the different rf power densities. However, research on 
PECVD SiNgiH has already indicated that N /Si ratio increases with rf 
power[79,154]. Although the correlation between N /Si ratio and the 
SiNgiHfa — SiiH  interface property is still not fully understood, the results of 
Figure 3.16 tend to agree that higher rf power deposition and therefore more 
N-rich SiNx:H make a better interface with a-3i:H[155].
The NH3 plasma treatment caused a general increase in subthreshold 
slope for all rf power depositions of gate nitride, as seen in Figure 3.16. This 
effect may be explained as follows. First, energetic species such as electrons,
forward
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Figure 3.14 Transfer characteristics (V^8 =2 V) for a gate nitride deposited at 





Figure 8.15 Transfer characteristics (V ĝ*=# V) for a gate nitride deposited at 
100 W, with NH3 plasma treatment.
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Figure 3.16 Subthreshold slope dependence on rf power of gate nitride 
deposition and on NH3 plasma treatment.
ions and photons in the plasma may induce radiation damage, creating 
interface defects/traps and therefore increasing the T F i1 subthreshold slope. 
Second, plasma surface nitridation and/or animation may occur. The latter 
makes the SiNje surface more N-rich which leads to a lower subthreshold slope. 
One or both of these competing effects could occur. However, for the particular 
plasma conditions used in the present experiment the first mechanism appears 
to dominate the plasma-surface interaction as far as the effective interface 
states is concerned. The larger increase in S at 100 W is consistent with the 
assumption that SiNx:H there may already be N-rich and therefore radiation 
damage may be the entire reason.
3.4.4 Threshold Voltage and Field Effect Mobility
As discussed in Chapter 2, in the presence of a continuous distribution of 
localized states, varying the gate voltage alters the ratio of free to trapped
. ..... ; , • • ' ’ ' l' ; ' ' , . ' I' V
electrons resulting in a gate field-dependent mobility. The saturation drain 
current in the above threshold regime is usually expressed as[105]
r ^ K { V G- V Ty  (3.12)
Where K  and 7  are functions of different material parameters. Thus, unlike the 
case of crystalline MOSFET, plots of j ) /2 vs V q are generally no longer 
straight lines. In addition, a contribution to the curvature may arise due to 
variation in the TFT series resistance with gate voltage. However, when this 
curvature is minimized, the standard square law MOSFET expression is very 
helpful for the purposes of comparison and process optimization. Therefore, 
the model was used in this study to extract threshold voltage and carrier 
mobility parameters. The saturation condition was met by connecting the gate 
and drain electrodes together. The threshold voltage and field effect mobility 
are then obtained from the x intercept and the slope of a linear fit to the Jp1/2 
vs V q characteristics. For all devices measured, the fitting is quite good (see 
Figure 3.20).
The threshold voltage in a-Si:H TFTs is also sensitive to deep interfacial 
charge (Qlt) as well as trapped charge (Qtr) in the gate insulator. Therefore, 
any variation in these charges causes a shift in V j given by
AVr = -------- --— —
în#
where Vint is the gate nitride capacitance per unit area. Figure 3.17 shows the 
square-law threshold voltage dependence on rf power and the influence of NH3
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Figure 3.17 Threshold voltage variations at different rf power of gate nitride 
deposition and the effect of NH3 plasma treatment.
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plasma treatment* The data points are averaged values over at least three 
devices. Although the data for untreated devices are somewhat scattered, high 
rf power deposition at IQO W appears to lead to a lower threshold voltage. This 
indicates a lower interface states and is correlated well with its lower 
subthreshold slope exhibited in Figure 3.16. Also shown in Figure 3.17 are the 
increased threshold voltages for all plasma treated devices.
The field effect mobility calculated from the square law model is shown in 
Figure 3.18. Again, larger rf power deposition of the gate insulator is preferred 
for a higher field effect mobility. When increasing the rf power from 25 W to 
100 W, an increase in field effect mobility, from 0.29 to 0.37 cm?/ V s i was 
Obtained. This is once again consistent with the above conclusion that gate 
nitride deposited at higher rf power has a better interface with a-Si:H. 
However, a mobility degradation as large as 40% occurs after NH3 plasma 
treatment. This reduction is believed due to buildup of interface traps and 
generation of fixed charges, and therefore the increased Coulomb scattering by 
charged centers at the interface. The slow trapping on those interface states 
close to the band edge may also contribute to the degradation. Both the 
threshold voltage and field effect mobility variations indicate that NH3 plasma 
treatment creats additional interface states.
3.4.5 Field-Induced Instability
As discussed previously, a continuous application of a positive gate voltage 
causes a threshold voltage shift and therefore the observed hysteresis in the Jp 
vs Vg characteristics. It is a measure of device quality, especially near the 
interface, and needs to be minimized for LCD applications. The clockwise 
direction o f the hysteresis is consistent with increased negative charge in the 
gate insulator. This may be the result of a transfer of electrons from the a-Si:H 
channel into the a—SiNx:H during the positive part of the cycle, populating 
available states at or close to the arShH/a —SiNt :H interface. These states 
remain filled for the duration of the measurement and thus screen the channel 
region of the device during the high to low swing of the gate voltage. 
Therefore, the amount of trapped charge, Qi near or at the c — SiNx:H/A-SiiR 
interface may be estimated from the relation
Q -C inlSV (3.14)
Here, Cini is the capacitance of the gate insulator and 8V is the amount of 
hysteresis. For the present experiment, a delay time of 10 seconds was used 
after each voltage change and the entire transfer curve took about 14 minutes
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Figure 3.18 The field effect mobility as a function of rf power of gate nitride 
deposition and the influence of NH3 plasma treatment.
to complete. This longer measurement time causes the electron trapping deeper 
into the gate nitride, kineticaliy allows the generation of metastable states in 
a-Si:H, and makes these effects more significant. Therefore, the Width SV of Ip 
vs Vg hysteresis itself is a very convenient measure of device stability. For a 
gate voltage swing from -10 V to +10 V, all devices give a hysteresis 8V  of less 
than 0.7 V. Another interesting feature is that the NH3 plasma treated devices 
exhibit at least a 25% reduction in the hysteresis width. As such, the average 
values are 0.4 V for gate nitride deposited at 25 W and 0.3 V for those 
deposited at 50 W and 100 W.
Another commonly employed method as a stability test is the bias- 
temperature stress (BTS). Here the BTS measurements were performed after 
the method used by Powell [127]. A  gate voltage of 10 V was continuously 
applied and a constant temperature of 80 0C was maintained. The source-drain 
current was then continuously recorded for 4 x l0 4 s at a drain voltage of 0.5 V. 
The low source-drain voltage is used to maintain a uniform field in the gate 
insulator layer. Transfer characteristics and threshold voltage were measured 
both before and after the BTS.
Figure 3.19 displays the transfer characteristics before (curve A) and after 
voltage stresses. It shows that the prolonged application of a positive gate 
voltage affects the characteristics in two different ways: I) it shifts the flat- 
band voltage Vf£, which is approximately equal to the value of Vq at which Jp 
exceeds 10~12 A, by about 5.2 V (curve B); 2) it causes a increase of the 
subthreshold slope from 0.431 V/decade to 0.473 V/decade. Both effects 
contribute to the shift of the threshold voltage Fy from 1.65 V to 7.22 V as 
exhibited in in Figure 3.20. Prolonged application of a negative gate voltage for 
the same length of time reverses the shift of Vpg and V? (curve C), which are 
-0.2 V  and 2.51 V, respectively. A much longer stress time is needed to reverse 
the flat-band voltage to the original value of -1.55 V. It is important to note 
that negative gate voltage stress also increased the sub threshold slope from 
0.473 V/decade to 0.599 V/decade. The increase of the subthreshold slope, or 
the flattening of the Id- V q characteristics, reveals the additional states in the 
bulk of the a-Si:H film, or at the interface, are created. These additional states 
are metastable, and it has been suggested[156,157] that they are Si-dangling 
bonds, as in the case of photodegradation. In order to completely restore the 
initial state A, the specimen has to be annealed at temperatures near 200 "C.
Figure 3.21 to Figure 3.23 give the time dependence of drain currents 
Jp(f) normalized by the initial values of Jp(I) for the three rf power values 
used. It can be seen that the rate of decay of Jp(t)/Jp(I) is smaller for all the
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Figure 3.10 Room temperature transfer characteristics (Vq = 2  V) both before 
and after bias-temperature stresses at T =  80 * Gf Vc=IO V, and 
Vqs =0.5 V. A: before stress; B: after 12 hours of positive gate 
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Figure 3.20 Saturation characteristics ! 2̂ vs Vj)G_s f°r the extraction of the 
field effect mobility and threshold voltage of a-Si:H TFTs before 
and after bias-temperature stress.
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Figure 3.21 Normalized time dependence of the On-current of a-Si:H TFTs 
under a gate bias stress of 10 V. The gate nitride was deposited 
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Figure 3.22 Normalued time dependence of the On-current of a-Si:H TFTs 
under a gate bias stress of 10 V. The gate nitride was deposited 
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Figure 3;23 Normalized time dependence of the On-current of arSi:H TFTs 
under a gate bias stress of 10 V. The gate nitride was deposited 
at a rf power of 100 W.
NH3 plasma treated devices, especially for time less than 100 s. Figure 3.24 
shows the absolute ON-current decay curves corresponding to Figure 3.22. 
Although the initial current is lower in the plasma treated device, the absolute 
final current is larger than the device without plasma treatment.
The time dependence of Jp(t)/7/)(l) has been attributed to a shift of 
threshold voltage Vy[l23] and a decrease of field-effect mobility. The threshold 
voltage shift is mainly due to charge trapping in slow states which are located 
in t h e a— SiNx:H near the interface and due to metastable states created in a- 
Si:H below the flat-band Fermi level. The relative contribution of these two 
mechanisms depends on bias stress voltage, temperature as well as the 
fabrication conditions of a-Si:H TFTs[104j. The decrease in field-effect mobility 
or the increase in subthreshold slope S is related to the generation of additional 
states above the flat-band Fermi level at or near the interface of a-Si:H. Both 
of these effects have been observed in the BTS experiments. The flat band 
voltage shift is as large as 6 V. The subthreshold slope increase is about 16% 
and the degradation of field effect mobility is less than 6%. These two 
degradation mechanisms are believed to be independent processes [158]. Since 
the a-Si:H layers for all devices were nominally deposited under the same 
condition, it can be assumed that contribution to the /p (f)//p (I) current decay 
from a-Si:H are the same. Further support for this view can be determined 
from Table 3.1 which lists the subthreshold slope and mobility ratios after and 
before BTS. These ratios are very close, within the errors of experiment and 
data analysis, for NH3 treated and the corresponding untreated cases. 
Therefore, the difference in decay must come from the difference in
SiN2 quality near the interface. It has been argued [82,83] that silicon dangling 
bonds are responsible for charge trapping in a—SiNt :H. The charge injection 
can occur by direct tunneling from states in a-Si:H into traps in a—SiNg:H 
and/or by Fowler-Nordheim tunneling into the nitride conduction band, 
followed by deep trapping[l23]. Therefore, N-rich nitride should be more 
resistant to electron injection because it has less silicon dangling bonds 
(traps) [158] and because its larger band gap and hence the corresponding 
energy barrier for electron injection. Recently, charge injection measurements 
on A l/SiN2/ c-Si capacitors further confirmed that N-rich nitride had lower 
charging rate[93]. From the above arguments and results of previous sections, 
it is justified to postulate that the NH3 plasma treatment resulted in nitriding 
reaction or animation and the resulting gate insulator is less susceptible to 
field-induced threshold voltage shift.
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Figure 3,24 Absolute ON-current decay corresponding to Figure 3.22.
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Table 3.1 Subthreshold slope and mobility ratios after and before BTS.
Ratio NH3 plasma
rf power of nitride deposition
25 W 50 W 100 W
® after
no 1.13 1.16 -
S  before yes 1.16 1.18 1.16
Mafter
no 0.65 0.64 0.86
Mbefore yes 0.97 0.95 0.98
The observations in this section demonstrate that NH% plasma treatment 
is beneficial as far as device stability is concerned. However, the true plasma- 
surface reaction is still open for examination. Further spectroscopic analysis 
should shed light on the elemental composition of the nitride surface and 
resolve the interaction mechanism. As for the application side, in view of the 
single plasma conditions used in the present experiment, studies on the plasma 
treatment with respect to rf power, gas flow, pressure and temperature may 
improve the stability enhancement without inducing much degradation in 
mobility.
3.4.6 Conclusion
The electrical characteristics of a-Si:H TFTs were studied for different 
deposition conditions Of gate nitride and for the effect of NH  ̂ plasma 
treatment. In general, devices with gate nitride deposited at higher rf power 
give liarger field effect mobilities, lower subthreshold slope and threshold 
voltage. Under the particular conditions used, it is found that Afffa plasma 
treatment causes a general increase in subthreshold slope and threshold 
voltage. Field effect mobility degradation was also observed. However, the 
positive effect is that the NH3 plasma treated devices exhibit higher stability as 
exhibited by smaller hysteresis of transfer characteristics and by higher 
resistance against prolonged positive gate field application. An exact model of 
the plasma interaction with the arSiNt :H surface could not be developed only 
on the basis of the present electrical measurements without a spectroscopic 
analysis. However, it is suggested that both radiation damage and 
nitridation/amination can occur. In view of the single plasma conditions used 
for the surface treatment of gate nitride, it may be possible to manipulate the 
near-interface nitrogen content of the gate nitride by adjusting macroscopic 
plasma parameters without noticeable radiation damage.
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CHAPTER 4
STAGGERED a-Si:H TFTs AND FAILURE MECHANISMS
4.1 Introduction
Much research effort on a-Si:H TFTs has been focused on the conventional 
inverted-staggered structure because of its higher materials and interface 
quality. However, the complementary structure, normal staggered, has its own 
merits. First, it is easier to make connection between the source electrode and 
the pixel electrode. Second, the gate bus-line can be made sufficiently thick, 
resulting in small bus-line resistance. Third, it is possible to fully integrate a- 
SkH TFT switching elements and poly Si TFT driver circuits on the same 
substrate by using excimer laser annealing technology[160]. In addition, the 
TFT itself is a good structure to study the top insulator quality. Because a 
passivation layer (usually a—SiNx :H) is often indispensable for the inverted- 
staggered structure, its interface with a-Si:H over the active channel region is 
paramount in affecting the leakage current. Therefore, to fully take advantage 
of this structure, much progress is needed-to understand and improve the a- 
Si:H/a—SiNx:H interface.
A set of three masks and the fabrication process have been developed to 
fabricate this a-Si:H TFT structure and to study the relationship between 
process and device characteristics. During the course of this effort, however, a 
new device failure mechanism was found due to a pure solid state 
electrochemical corrosion of the gate Cr. This was also believed to be 
responsible for the previously observed device failures in the inverted-staggered 
structure. This chapter first details the device design and fabrication processes 
of the normal staggered a-Si:H TFTs. The remaining part will be devoted 
entirely to the analysis and remedy of this failure mechanism.
te-‘
4.2 Staggered a-Si:H TFT Structures and Processing
A three dimensional view of the normal-staggered a-Si:H TFT structure is 
shown in Figure 4.1. It uses chromium for both source/drain and gate 
metalization, and incorporates a phosphorus implanted n+ layer to reduce the 
contact resistance. As in the inverted-staggered case, the starting substrate is 
also a thermally oxidized Si wafer. However, because the a-Sl:H back surface is 
in direct contact with the thermal oxide in this structure, a very careful pre­
clean procedure is necessary to prevent a large off-state leakage current. For 
freshly oxidized substrates, no additional cleaning was performed. Otherwise, 
wafers were cleaned by using the all-purpose "RCA clean" procedure with the 
help of ultrasonic agitation.
The major steps of the process are sketched in Figure 4.2. Because the 
process technologies of each step were already detailed in Chapter 3, only a 
brief process flow is given as follows. On a thermally oxidized wafer, a sputter- 
deposited Cr (~800 A) was first patterned to form the source and drain 
contacts. The Wafer was then transferred into a TECHNICS PECVD system. 
After a 5 min H2 plasma clean, two layers, a-Si:H and a—SiHx :H with nominal 
thickness of 500 A and 1500 A, Were then deposited consecutively in a single 
pumpdown at a temperature of 2800 C. Conditions for a-Si:H deposition were 
the same as those for inverted-staggered TFTs. For a—SiNx :H, the rf power 
used was 100 W and the N2ZNHsZSiH4 flow ratio was 50/50/5 in seem. Next, a 
1500 A Cr film was deposited and patterned as the top gate. For devices with 
ion implanted source/drain regions, the a—SiNx:H was then wet etched (in 
BHF for ~ 5  min) using gate Cr patterns as the mask. This follows the 
patterning of a-Si:H film over the source and drain region by using CF4 plasma 
etching (100 s). The device was completed by a blanket phosphorus 
implantation and a final thermal anneal at a temperature of 200’ C.
4.3 Characteristics of Staggered a-Si:H TFTs
' Probe-level tests were performed in the way as described in Chapter 3. 
Devices were unpassivated but under a constant dry N2 flow during the entire 
measurement. Unfortunately, all devices died during the initial transfer 
characteristic measurements. In a humid atmosphere, the gate Cr was 
destroyed very quickly, as soon as the gate voltage exceeds about +6 Y  starting 
from -20 V. Observing under the probe station microscope, the corrosion 
products appeared to be a gel with gas evolution. Figure 4.3 shows a 






Figure 4.1 A  three-dimensional view o? a normal staggered arSi:H TFT  
structure.
C x ^  Substrate
(I) Define source/drain contact Cr and deposit a-Si/SiNx
♦  Cr
Substrate
(2) Define Cr gate pattern
Substrate
(3) Final structure after etching SiNx/a-Si using BHF/CF4  
plasma and phospherus iOh implantation.
Figure 4.2 Normal staggered a-Si:H TFT process flow.
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Figure 4.3 Photograph of a corroded normal-staggered TFT device.
97
The Cr reaction is electrochemical in nature because it can only be 
initiated under an electric field and the polarity of the field is crucial. The gate 
Cr corrodes only when it is at the positive probe in relation to either source or 
drain metal contact.
To understand the necessary conditions of the Cr reaction and therefore 
prevent it from occurring, a series of experiments were conducted. It was 
observed that the Cr reaction is much slower if dry N2 is blown over the wafer 
surface while under electrical measurement. This led to the speculation that 
either water content or O2 in the air may play an important role in the 
reaction. To further verify this assumption, two approachs were adopted. First, 
devices were packaged and tested in a low humidity desiccator. The pump- 
down and N2 back-fill cycle was repeated at least three times and devices were 
conditioned under this environment for I hr before each test. Second, a 
passivation PECVD SiNx of 2000 A thick was deposited over the whole wafer
and holes were opened only at those areas with probe pads which are least 200 
/zm apart. It was indeed found that the Cr reaction entirely disappeared. 
However, it was not 
or Cr, SiNx and O2
reaction with SiNx. A layer of Al-Si with a thickness about 1000 A was 
deposited in between SiNx and Cr, and under the otherwise same processing 
conditions, the Cr reaction occurred in the same manner.
Figure 4.4 and Figure 4.5 illustrate the transfer and output characteristics 
of a passivated, normal staggered a-Si:H TFT without source/drain ion 
implantation. With the understanding of a large contact resistance, it is very 
reasonable to observe a current ON/OFF ratio of 10® for a gate voltage swing 
from 0 to 20 V. Although a considerably improved characteristic was expected
clear whether the reaction is between Cr and O2/H 2O only 
Al2O. An indirect experiment excluded the possibility of Cr
when ion implanted S/D is employed, this was not pursued further. Instead, 
the analysis of the failure mechanism appeared to be more important and 
interesting.
4.4 Electrochemical Corrosion of Gate Cr 
4.4,1 Introduction
In last section, the failure of normal staggered a-Si:H TFTs was observed 
while under electrical testing. Clearly, the destroying of the Cr gate 
metallization was the sole cause. It was latter found that the Cr reaction was 
also responsible for the failure of some of the inverted-staggered a-Si TFTs. 
The corrosion appearance in this structure is shown in Figure 4.6. However, the
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Figure 4.4 Transfer characteristics of a passivated, normal staggered a-Si:H 
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Figure 4.5 Output characteristics of a passivated, normal staggered a-Si:H 
TFT without source/drain implant. Vd = 2  V  and W /L = 10 . 
Device TNT05-47.
Figure 4.6 Photograph of a corroded inverted-staggered TFT device.
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devices were destroyed only after a long time storage in the atmosphere and a 
sequence of different electrical tests in an undefined environment which can 
have a relative humidity between 35% and 80%. For intact devices, there was 
no corrosion, in at least a year for the latter case. Therefore, the study of the 
corrosion mechanism is of Interest both for a fundamental understanding and 
for device reliability concerns. '■
Without any solid proof though, CF4 plasma etching residuals on Cr 
surface was first suspected to cause the corrosion. For both inverted-staggered 
and normal staggered a-Si:H TFT configurations, CF4 plasma was used to 
pattern a-Si:H and a—SiNx :H. In the normal course of fabrication, the gate Cr 
was exposed to the CF4 plasma either due to over-etching of a-Si:H/a—SiNx:H 
or purposefully used as an etching mask in some areas. Although the chromium 
film does not etch in the Sense that the etching products are not volatile, its 
surface can be altered leading to potential problems such as corrosion. 
Extensive literature can be found On the surface modification of Si and Al- 
Si[161-164]. It has been reported that chlorine contamination during Al-Si 
etching can be very detrimental to the metalization layer, since small amounts 
of chlorine ions can cause considerable corrosion.
The interaction of chromium surface with plasma generated F-containing 
radicals has not been documented extensively. In particular, to the author’s 
knowledge, chromium corrosion in the semiconductor devices due to 
tetrofiuorocarbon plasma exposure has not been reported. The following 
sections details the electrochemical corrosion behavior of chromium in specially 
designed capacitor structures. The effect of CF4 plasma exposure and various 
post^etch treatments are presented and analyzed. X-ray photoelectron 
spectroscopy (XPS) and Auger electron spectroscopy (AES) were used for 
surface analysis and corrosion product identification. Experimental results are 
used to describe the possible corrosion mechanisms involved.
4.4.2 Experimental Structures and Characterization Methods
A common feature, as is relevant in this study, of the two different TFT 
structures is shown in Figure 4.7. In inverted staggered TFTs, the minimum 
dimension d, which will be called dr.a.i hereafter, is 25 /un and only the 
bottom Cr is possibly exposed to CF4 plasma due tp over etching. For normal 
staggered TFTs, d minimum is approximately zero and the CF4 plasma 
exposure time is IOO s at the same area. The two Cr films (or Cr and Al-Si 
films) are separated by a-Si:H and a—SiNx:H layers. From an electrochemical 
point Of view, this structure should be equivalent to a Cr/SiNx/Cr capacitor.
Therefore, further corrosion studies were performed on these capacitors 
fabricated using the mask set as described in Chapter 3.
SiNx
Substrate
Figure 4.7 A common feature in the two TFT configurations that is of 
... interest.
Electrical characterization of and comparative studies on Cr corrosion in 
Cr/SiNx/Cr structures were made in the same way as for TFT 
characterization. All devices were tested under a relative humidity between 
44% w d  46% in the laboratory atmosphere without blowing over the wafer 
surface.
Electron spectroscopy techniques, SEM and TEM together with electron 
energy loss spectroscopy (EELS) were utilized for surface analysis and corrosion 
product identification. The x-ray photoelectron spectroscopy (XPS) were 
obtained by using a Perkin-Elmer PHI 5300 spectrometer whose Mg(1253.6 
eV)/Ai (1486.6 eV) dual anode x-ray source was operated at 15 KV and 300 or 
400 W, respectively. Background pressure in the analysis chamber was always 
less than l x IO-9 Torr. The binding energies were obtained by assuming that 
the C Is band of hydrocarbon contaminants appears at a binding energy of 
285.0 eV. -
In all cases, all the specimens were sputter-deposited Cr. Because the XPS 
instrument can not probe a sample smaller than about 1.5 cm2, the Cr film 
was patterned into large squares (I cm by 1.5 cm) on Si wafers in the case of
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studying the effects of the CF4 plasma. For corrosion product studies, the 
samples were in the form of Cr/SiNx/Cr, which were corroded on purpose by 
applying a voltage across the capacitor with the top Cr positive. The final 
surface is such that no Cr island is left as seen under an optical microscope. 
This turned out to be very difficult for a capacitor size pf I cm by 1.5 cm 
because the top electrode was isolated once the periphery was first corroded. 
Therefore, the specially designed capacitor had 52 probe pads along the 
periphery for each Cr electrode. Even with this structure, it still took several 
hours to corrode the complete top Cr film electrochemically.
To further confirm the corrosion products and observe the SiNx behavior 
after Cr corrosion, a cross-sectional TEM was also used to observe the layered 
structures. Auger spectra were taken initially and after 30 minutes of Argon 
Sputtering to check the composition deeper into the corrosion products,
4.4.3 Experimental Results
4.4.3.1 The Effect of CF4 Plasma Treatment
While pure Cr is quite an active metal with a redox potential of -0.74 V, it 
becomes passive not only under the influence of oxidizing agents but also of 
dissolved oxygen; that is, it spontaneously passivates in atmosphere [165] . 
Therefore, Cr corrosion must be induced by the subsequent processing steps
after Cr film patterning. The most probable step is the CF4 plasma etching of 
a-Si/SiN i. It is already known that postetch corrosion of ArmetalizatiOn is due 
to high level chlorine containing residuals which are deposited on metal 
sidewalls during plasma etching. If CF4 plasma exposure is indeed the decisive 
factor, then it would explain why Cr gate corrosion is much severe in the 
normal staggered structure than that in the inverted-staggered structure. In 
the first configuration, regions of the Cr gate are exposed to CF4 plasma in the 
whole etching process while in the latter configuration only parts of the Cr gate 
are exposed during the overetch period, which might be shorter.
To simplify the test structure and the fabrication process, it was noticed 
that a common feature of interest in the TFT structures is that of a stacked 
capacitor with different lengths of passivation SiNx dp,^ as illustrated in 
Figure 4.7. Special Cr/SiN x/ Cr capacitors were as shown in Figure 4.8 
fabricated and processed differently to test the effect of CF4 plasma etching. 
Figure 4.8(a) shows the top and cross-sectional view of the initial test 
structure. The top and bottom Cr electrodes have the same size and the SiNx 
over-runs the Cr by 25 /Lim. During its fabrication, photoresist was used as
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Figure 4.8 Differently processed structures of Cr/SiNx/Cr.
mask so that Cr films were not exposed to CF4 plasma. All capacitors of 
different sizes ranging from 100 by 100 pm to 1000 by 1000 pm had a very low 
leakage current and can sustain a voltage as high as 100 V without Cr 
corrosion. However, top Cr electrodes corroded very quickly for the structure 
Of Figure 4.8(e) which was obtained by .a flooding etch of structure (a) using 
CF4 plasma (4 minutes), as is illustrated in Figure 4.8(b). Polarity 
requirements are the same as for TFT structures, i.e., Cr corrodes only when 
the top Cr electrode is at a positive potential. Corrosion was initiated along the 
periphery as well as in the inner area with the forming of many pits. The 
immediate corrosion product had a gel appearance and the front grows quickly 
over the entire area. It stops only when the probe pad connection is destroyed. 
The corrosion threshold voltage Vcorr is about 5.6 V. However, It should be 
mentioned that Vcorr does not have a well defined value and it depends on how 
long a voltage is held.
To verify the electrochemical nature of the corrosion, the devices were 
each immersed in deionized water and a fixed dc voltage of 6 volts was applied 
with top Cr at positive. For the structure of Figure 4.8(a), gas bubbles evolved 
from the cathode pad. Voltage was interrupted and water was removed to see 
the corrosion feature. Half of the top Cr film was missing near the cathode 
probe side and the exposed SiNx has the original color. With the structure as 
processed in Figure 4.8(b), the differences were that the reaction was much 
more violent and only a small Cr island was left near the center after 
interruption.
Two major factors may cause the Cr corrosion in the flooding-etched 
structure. They are (I) fully air-exposed bottom Cr and (2) plasma etching of 
top Cr surface. To see which one is more important, capacitors were further 
processed. In process of Figure 4.8(c), only the top Cr surface is exposed to CF4 
for I min, 2 min, 4 min, 6 min and 8 min duration while without etching away 
the periphery SiNx. For those samples with an etching time less than 8 min, it 
was found that there was no Cr corrosion during a voltage sweep from 0 to 20 
V. With 8 min etching, one or two corrosion pits may appear but usually do 
not grow over large area. In the process of Figure 4.8(d), the periphery SiNx 
Was etched away with the top Cr surface masked by photoresist (about 5 pm 
Cr along the edge is exposed). Nine out of ten tested devices did not show any 
corrosion. The one corroded had a size of 1000 by 1000 pm and the corrosion 
was limited to a small area at the edge. However, leakage current is more than 
one order of magnitude larger even for devices without corrosion. Figure 4.9 
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Figure 4.0 I-V characteristics of Cr/SiNx/Cr capacitors with or without 
corrosion.
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structure of Figure 4.8(a), flooding-etched of Figure 4.8(b) and peripheral 
etching of Figure 4.8(d). They all have a dimension of 500 by 500 /an. The 
leakage current of Figure 4.8(c) is almost the same as Figure 4.8(a) for 4 min 
etching and it is not included.
4.4.S.2 Surface Analysis by XPS
From previous sections, it is evident that CF4 plasma treatment of the Cr 
surface induced the electrochemical corrosion. However, it was still not known 
what the real consequence of the plasma-surface interaction was in terms of the 
surface chemistry. Plasma-surface interactions are a very complicated issue. A  
variety of phenomena can occur such as surface film deposition and etching, 
sputtering, ion implantation, enhanced physicochemical adsorption and 
collision induced surface reconstruction. The complex interplay of these factors 
makes it extremely difficult, if not impossible, to predict reactions that can 
take place. Therefore, surface analysis tools such as XPS become indispensable.
Sputter-deposited Cr films were examined with XPS before and after CF4 
plasma exposure and are shown in Figures 4.10 and 4.11. Prior to plasma 
exposure, the surface is covered with native chromium oxide. This is typical o f  
the surface of air-oxidized Cr samples. The XPS signal contains a metal and a 
Cr oxide part with an average chemical shift of 2.3 eV as shown in Figure 4.12. 
The main Cr 2p peak positions for oxide and metal are at 576.5 eV and 574.0 
eV with a spin-orbit splittings of 0.8 eV and 9.3 eV, respectively. The O Is 
signal shows a peak at 530.5 eV, which should be correlated to an O2- species. 
These are consistent with reported values and hence the native oxide can be 
considered SsC r2Oa. -
Following plasma treatment of the Cr film with pure CF4, the surface 
composition changes. Here the dominant peak observed is the fluorine peak. 
Oxygen is also observed but with a much smaller content. In Figure 4.13, the 
Cr 2p peak is at 580 eV with a spin-orbit splitting of 10 eV. Table 4.1 lists the 
binding energies of some O- and F-containing chromium compounds that are 
likely to occur in the course of this study. In comparing with binding energies 
and spin-orbit splittings in this table, it is evident that most of the surface Cr 
is present in the form of CrF3. A  further look at the expanded Cr 2p region 
indicates that more than one type of environment may exist since two different 
Cr 2p3/2 signals can be resolved at 580.0 eV and 577.2 eV, respectively. The 
modified surface can therefore be considered to have the composition of a 
mixture of CrF3 and Cr2O3. However, chromium is mostly in the fluorinated 
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Figure 4.10 XPS survey spectrum of Cr surface before CF* plasma exposure.
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Figure 4.12 Cr 2p spectrum of Cr surface before CF4 plasma exposure.
Binding Energy, eV
Figure 4-13 Cr 2p spectrum of Cr surface after CF4 plasma exposure,
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Table 4.1 Binding energies of Cr 2p photoelectron peaks and spin-orbit 
splitting for some 0 - and F-containing compounds
Compound Binding energy (eV)a 




CrO3 579.1 588.2 9.1 066)
580.3 589.4 9.1 067)
579.9 588.9 9.0 (168)
CrO2 ,576.3 586.0 9.7 (169)
Cr2O3 576.8 586.4 9.6 (170)
576.3 586.0 9.8 07 0 )
576.6 586.3 9.7 (170)
Cr(OH)3 577.0 586.8 9.8 (170)
CrF3 579.4 589.3 9.9 (166)
579.2 589.1 9.9 (167)
CrF2 578.1 587.7 9.6 (166)
Crmetal 574.2 583.5 9.3 (170)
574.4 583.7 9.3 ^ 6 6 )
aBinding energies: corrected to Au 4f(7/2) as 84.0 eV or C Is as 285.0 eV.
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than 3 F atoms for each Cr atom.
4.4.3.3 Effect of Postetch Treatment
In the case of Al metalization etched by chlorine-based chemistry, various 
post-etch treatments have been proposed to reduced postetch corrosion [161- 
164]. These include H2O or solvent rinse, annealing or oxidation, CF4/O 2 
plasma, O2 plasma, and nitric acid treatments. The basic principle of these 
techniques is either to reduce the residual chlorine content or to repassivate the 
surface by oxidation. In this study, various post-treatments were also carried 
out after CF4 plasma etching of the capacitors as shown in Figure 4.8(b). 
Then, their effects were directly checked against the corrosion test. The post- 
treatments used in this part of the study are as follows: ( l)  deionized H2O rinse 
at 25 * C for 3 min; (2) 10 min soak in concentrated HNO3 (70.5%) + H 2O 
rinse +  baking at 1200 C in air for 20 min; (3) O2 plasma treatment for 20 min 
at a rf power of 150 W; (4) H2O rinse +  O2 plasma treatment for 20 min; (5) 
O2 plasma treatment at 200*C. All O2 plasma treatments were performed in 
the planar plasma system for 20 min at 450 mT and 150 W. Unfortunately, Cr 
corrosion occurred after all these treatments.
4.4.3.4 Corrosion Product Identification
Visually, the corrosion product has a brown color. The corroded top 
surface was examined with XPS and a survey spectrum is shown in Figure 
4.14; Figure 4.15 and Figure 4.16 give the Cr 2p and O Is spectrum. One 
obvious change is the greatly increased intensity of the O Is peak. This 
indicates that the corrosion reaction may be a chromium oxidation. The main 
Cr 2p,peak is at 579.7 eV with a spin-orbit splitting of 9.2 eV. In comparing 
with Table 4.1, it is possible that some Cr is present as Cr(VI) in the corrosion 
products since the spin-orbit splittings of Cr(III) compounds are- larger than 
those of Cr(VI) compounds. From the Cr 2p spectrum, it can also be seen that 
the Cr 2p3/2 peak has a weak shoulder at the low binding energy side with a 
position of 577.1 eV. This observation suggests that Cr(III) species like Cr2O3 
and Cr(OH)3 may be formed and incorporated within the film. The O Is signal 
can be split into two peaks at 530.7 eV and 532.8 eV. Air-oxidized Cr samples 
show only the peak at 530.7 eV, which should be correlated to an O2- species. 
The O Is signal at 532.8 eV is attributed to H2O and OH" species[171|. To 
summarize, XPS surface analysis indicates that the corrosion products are a 
mixture of chromium oxide and hydroxide of higher-valent Cr species like 
Cr(m) and Cr(VI).
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Figure 4.16 O Is spectrum of corroded Cr surface.
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Auger spectrum was also taken on the same sample. Peak positions and 
peak to peak height of the desired transitions were qualitatively the same both 
before and after 30 min of sputtering. The whole Cr layer has been oxidized 
and fluorine species are now distributed over the entire corrosion product. A 
cross sectional TEM picture in Figure 4.17 shows a clear interface of Cr/SiNx 
and SiNx/Cr corrosion products. EELS analysis indicated that the top Cr layer 
consists of Cr/oxygen and the SiNx/bottom Cr layers are intact. This further 
verifies that there was no reaction between SiNx and top Cr film.
4.4.4 Discussion
4.4.4.1 Cr Surface Modification by CF4 Plasma
As mentioned, Cr surfaces exposed to CF4 plasma can have various 
chemical and physical effects. For example, many metals such as Al and Ag can 
be heavily fluorinated in a O2/C F4 plasma[172]. In the present case, XPS 
measurement shows that the Cr surfaces are highly fluorinated, while the 
corrosion tests indicated that this is an important cause of the corrosion. The 
surface chemical composition was assumed to be CrF2 by comparison with 
published data. However, other fluorides may also be present. For example, 
chromyl fluorides and chlorides are known to occur[173,174]. In some cases, the 
lather have been known to form during plasma etching of Cr films using 
Q2-HDdl4 mixtures[175]. In CF4 plasma, CrF2 is a reasonable product because 
a general method to prepare this compound is the fluorination reaction of Cr 
either in liquid or gas phase[l76]. Chromium trifluoride is so inert that it is 
insoluble in water and hot hydrochloric, sulphuric, and nitric acids attack it 
only slightly[177,178]. In fact, it has been used for passivation of chromium 
and other metal surfaces due to its high resistance to corrosive halogen or 
halide and its impermeability to water vapor[179,180]. These may be the 
reasons why various post-etch treatments were not effective in avoiding the Cr 
corrosion problem in Cr/SiNx/Cr capacitors.
Besides the change in chemical composition, energetic particle 
bombardment causes bond breakage, amorphization, preferential sputtering 
and defect formation[181]. Associated with these are the creation of surface 
cavities, inclusions and various fault in the surface. As a result, there will exist 
a number ° f  points in the film where it is less thick, less strong or more 
permeable than elsewhere. Pitting corrosion can therefore take place at these 
spots.
,.. V1 ■
Figure 4.17 Cross sectional TEM picture of a corroded Cr/SiNx/Cr capacitor.
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4.4.4.2 Corrosion Mechanisms
4.4.4.2.1 Corrosion Mechanism in Immersed Electrolytes
From corrosion product analysis in the previous section, it is obvious that 
the Cr corrosion is an electrochemical oxidation. In classical electrochemistry, 
the anode and cathode in an electrochemical cell are coupled through either an 
aqueous electrolyte or by a solid state ionic conductor. Electrochemistry of the 
corrosion and passivation of Cr in acid solutions has been previously studied in 
detail[l82,183]. No reports appeared in the literature for the structure of a 
solid state capacitor, although it should be similar in principle. Under
deionized water immersion, the corrosion cell components may be identified 
very easily as
Cr j Cr2O3sCrF3 j H2O1OH" | H2(g) [ Cr
From the view of electrochemical thermodynamics, anodic oxidation or 
dissolution and cathodic reduction can occur under a large enough over 
potential. This could result in a series of soluble Cr-containing species such as 
Cr(II)j Cr(III), bichromate HCrOJ or dichromate Cr2O f", depending upon the 
pH as seen in a standard Pourbaix diagram for the system Cr—H20[184]. The 
applied voltage was so large in this case that it may be well in or above the 
transpassive region. The complete removal of Cr near the cathode connection 
side indicates the corrosion products are indeed soluble in water and that the 
dissolution of top Cr starts at the edge near the cathode side. The latter can be 
understood if the anode and cathode distance in the electrolyte is considered. 
This also explains why a small Cr island was left in the inner area for CF4 
plasma etched capacitors, where the anode and cathode are coupled together 
along the whole periphery.
4.4.4.2.2 Atmospheric Corrosion
In the moist atmosphere, it is not obvious to see where the corrosion cell 
components are located and how they are coupled together, Its corrosion 
mechanism may or may not be similar to that under water immersion. If the 
anode and cathode could still be considered to be two Cr films separated by 
SiNx, then two possible coupling routes can exist, in principle, for CF4 plasma 
flooding-etched structures, The first is via periphery where both top and 
bottom Cr films are exposed to the atmosphere. The second is through SiNz at 
some spots which are weak enough so that moisture and ions can penetrate due 
to the plasma treatment. In either case, the thickness of the moist film of at
least in the order of tens of molecular layers is required to serve as 
electrolyte[l65] and therefore couple the anode and cathode together.
Several mechanisms have been identified for condensation of moisture on 
metal surfaces at a relative humidity of IeSs than 100%. First is capillary 
condensation where the vapor pressure above a concave meniscus pT wsrtser »  
IeSs than that in equilibrium with a plane water surface. It is therefore possible 
for moisture to condense in narrow capillaries from an atmosphere of less than 
100% relative humidity. Secondly the adsorption condensation —  formation of 
an extremely thin layer of condensed molecules of H2O which are bound to 
surface by Van der Waals’ force. The third mechanism is by chemical 
condensation. This occurs when soluble corrosion products or atmospheric 
contaminants are present on the meta.1 surface. When the humidity exceeds 
that in equilibrium with a saturated solution of the soluble species, a solution, 
initially saturated, is formed until equilibrium is established with the ambient 
humidity. All three mechanisms can occur simultaneously or each dominates at 
different stages during the corrosion process.
The experiments performed on structures in Figure 4.8 unambiguously 
show that coupling is of the first kind through the periphery, at least for a 4 
minute plasma exposure. For the structures where passivation SiNx was etched 
away as shown in Figure 4.8(b) and 4.8(c), a crevice exists along the whole 
periphery due to the nature of isotropic etch. Therefore, capillary condensation 
can take place there which would couple the two Cr films together either prior 
to testing or during the polarization stage. Once this happens, anodic oxidation 
of the top Cr films will be initiated at places where it has more negative 
electrode potential as well as moisture condensation. It is known that atoms at 
dislocations and defects have higher chemical free energy and constitutes 
chemically active sites. Those sites having the highest energy have a 
correspondingly more negative single potential and anodic dissolution might be 
expected to occur chiefly at these locations. If a macroscopic crack, crevice or a 
foreign particle happens to reside at the same place, then a corrosion pit would 
first appear there. CF  ̂ plasma exposure of the Cr films can well promote the 
formation of these pitting sites. Although SEM examination and surf ace.profile 
did not indicate noticeable differences in surface smoothness after plasma 
etching, many effects in the plasma such as ion bombardment, surface 
reconstruction and fiuorination could in fact peptize the native Cr oxide, 
making the protective surface layer discontinuous and providing H2O direct 
access to the metal layer.
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longer exposure time than 8 min is probably caused by a different mechanism 
such as the second kind mentioned above. Here the local damage is much more 
severe and the fluorine penetration is so deep that a pin hole in the SiNx could 
be generated electrochemically. The pit cam not grow if a dehydrated corrosion 
product fills the hole and thus shuts off the ionic/water path.
The pitting corrosion in structures as processed in Figure 4.8(c)
For the flooding-etched capacitor structure, a further look at the corrosion 
process shows that the immediate corrosion product has a gel appearance and 
the corrosion front moves very fast. The experimental results and discussions 
above both support the conclusion that it is essential to bring the metallic film 
in contact with water for atmospheric corrosion to occur and grow. This is 
therefore considered to be indicative of the requirement for the presence of 
bulk water in the corrosion reaction. However, it is indeed difficult to believe 
that a macroscopic water layer is residing on the whole surface prior to 
corrosion at a relative humidity of 45%. Chemical condensation can make this
happen; However, this seems to be not the case because both CrjQs a n d  GrFs 
are insoluble in water and therefore not deliquescent. The in situ observation 
of the corrosion processes in atmosphere and under a moist air burst is crucial 
in understanding this point. The main difference is that many more pits are 
initially created under the latter condition while the growth rate and 
appearance are the same. Therefore, it is possible that the water supply is 
maintained by the corrosion product. Further information can be inferred from 
the testing results of Figure 4.8. The behavior of either no corrosion or little
corrosion along the periphery only for the structure of Figure 4.8(d) is highly 
likely to indicate that Cr fluoride of a higher Oxidation state is responsible for 
the water condensation. As mentioned in the water immersion case, a series of 
Cr oxidation states can appear in the corrosion product and therefore the 
fluorides. It is known that CrF4 is deliquescentjlSS] and many of the complex 
fluorides and oxyfluorides of higher oxidation states Cr(IV), Cr(V) and Cr(VI) 
are easily hydrolyzed [176]. High concentration of these corrosion products will 
tend to expose a lower Vapor pressure surface to the environment, thus, since
the solution will try to come to equilibrium with the gas phase by absorbing 
more water vapor and diluting the solution; it will collect more water until an 
equilibrium between the solution partial pressure and the atmospheric partial 
pressure pf water is approached if not achieved [186,187]. Thus corrosion can 
continuously grow from the junction between Cr and the corrosion products.
Since the experiments in this work are not vigorously electrochemical and 
are only intended to show the causes of atmospheric Cr corrosion in the solid
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state cell structure, it is very difficult, if not impossible, to give an actual 
reaction pathway of the whole corrosion process. Although curve (c) in Figure
4.8 looks like a potentiostatic i—v curve in the active and passive regions, the 
decreasing of current a few volts above Vcorr is due to a complete dissolution of 
anodic Cr film and a loss of water. At this stage, anodic corrosion products are 
directly in contact with the cathode. It should be mentioned again about the 
chemical composition of the final corrosion products. XPS analysis showed that 
there are Cr(VI) compounds present which should be soluble in water if they 
are in the isolated state. However, in the solid matrix of Cr2 O3 or Cr 
hydroxide their insolubility in water is understandable. Further, redox 
chemical reactions can occur after anodic dissolution because of the high 
oxidation potential of chromate and of the less conductive corrosion products 
which has a less positive potential than the Cr film. The latter would render 
the higher oxidation state of Cr species thermodynamically unstable. One 
example could be the following reactions:
C rO ^ +3Cr2++2H20=2C r2 O3-NH+
for wikich the standard driving emf S1- U S V . The net result is that stable 
Cr(III) oxide or hydroxide is precipitated. As such, the gel appearance is 
gradually gone due to water consumption in the above reaction.
4.4.4.S Implication to a-Si:H TFT Device Design and Testing
The corrosion behavior of and the conclusion drown from Cr/SiNx/Cr 
capacitors have direct relevance to arSi:H TFT devices. This is because the 
corrosion mechanisms are believed to be the same for the two kind of 
structures. First, it is apparent that CF4 plasma exposure of Cr films in the 
devices is always a potential cause of possible electrochemical corrosion in a 
humid environment. Photoresist is an effective mask to the fluorination 
reaction. Second, the passivation length of SiNx, d in Figure 4.7, should be 
large enough to prevent the two metal layers from coupling. This may impose 
a problem in device design since it may limit the final circuit density. At the 
very least, a zero d design is not a good practice especially when there is CF4 
plasma exposure at the same area. Without a passivation layer over the whole 
surface, as is usually done for device research in the early stage, care must be 
taken to avoid testing in a humid atmosphere in order to avoid device failure.
4.5 Sununary
Normal staggered a-Si:H TFTs we^e fabricated to show a current on/ofF 
ratio of larger than IO5 for a gate voltage swing from 0 to 20 V  even without 
source/drain implant. However, if no passivation layer was employed or special 
care in testing was not taken in testing, devices were quickly died in a humid 
atmosphere as soon as the gate voltage reaches above +6 V.
Failure of unpassivated a-Si:H TFTs has been shown to be due to 
electrochemical corrosion o f gate Cr films. Studies on differently processed 
Cr/SiNx/Cr capacitors indicated that the corrosion was largely promoted by 
CF* plasma exposure of the metal surface.00’S analysis shows that Cr surface 
is heavily fluorinated and it consists of chromic fluoride with a small fraction of 
oxide. It is suggested that the electrochemical cell is coupled via periphery for 
plasma exposure times of less than 0 min. For longer exposure times, pitting 
corrosion may have a different mechanism. The corrosion reaction was found to 
be limited by water availability. For plasma exposed structures, chemical 
condensation of a water layer, due, to deliquescent corrosion products, was 
suspected to cause the corrosion growing quickly over the entire surface.
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CHAPTER 5
EXPERIMENTAL STUDY OF THE SOURCE/DRAIN 
PARASITIC RESISTANCE EFFECTS IN a-Si:H TFTs
5.1 Introduction
As stated in Chapter 2, the performance of a-Si:H TFTs can also be 
influenced by many geometrical or extrinsic factors such as the channel 
length[103], a-Si:H thickness, source/drain to gate overlap [188], and 
source/drain (S/D) contact quality [63]. In static characteristics, these factors 
manifest themselves as a lumped parasitic resistance, Rp. The Rp effect has 
long been recognized because of a current crowding near the origin of the 
output characteristics [98]. For properly processed devices incorporating a » + 
a-Si:H layer, at least a quasi-ohmic contact can be routinely obtained. 
However, the magnitude of the parasitic resistance can still affect the 
transconductance to a large degree. This is specially true for short channel 
devices where a decrease in the field mobility with the decrease of the channel 
length has been observed [103]. This effect has been generally attributed to the 
increased weight o f the parasitic resistance at small channel lengths. Therefore, 
much effort is needed to study the source/drain parasitic resistance effect 
before full advantage of short channel devices can be utilized. On the 
technology side, it is helpful to further reduce the contact resistance by 
employing a n+ microcrystalline a-Si:H contact layer and by reducing the 
intrinsic a-Si:H thickness. More importantly, however, the parasitic resistance 
components and their modeling should be studied. This would not only reveal 
the limiting components but also provide knowledge for better device design 
and more accurate circuit simulation. Very recently, several groups began to 
make these efforts [189,190]. However, the a-Si:H TFTs studied employed a 
deposited n+ a-Si:H layer and many aspects of the parasitic components are 
still not clear.
The inverted-staggered a-Si:H TFTs investigated in this thesis Utilizes an 
ion implantation step to obtain the ohmic source/drain contacts. Because the
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ion implant goes through the entire a-Si:H layer, the effect and behavior of the 
source/drain parasitic resistance may be quite different from those having an 
intrinsic layer between the n+ and the channel. For comparison, Figure 5.1 
illustrates the inverted-staggered a-Si:H TFTs with two different contact 
structures. With a successfully developed a-Si:H TFT process, this chapter is 
entirely devoted to the experimental study of the parasitic resistance effect.
5.2 Test Device Structures and Characterization
Test structures were used to extract the total a-Si:H TFT parasitic 
resistance, sheet resistance R1 of implanted W+ a-Si:H films, and the specific 
contact resistance of Al-Si to n+ a-Si:H. Specifically, these structures can be 
classified into four types:
(a) TFTs with constant channel width to length ratio W /L and with L 
ranging from 40 to 0.5 /im. These devices were used to obtain the total 
parasitic resistance Rp. For small drain voltages, Vp, at high gate drive it 
is assumed [103] that the TFT ON resistance Ron consists of the channel 
resistance Rê  and the parasitic resistance Rp. That is,
d V n  - v
. 1 v£ -o -* < »  +  %  (s i )
Using the gradual channel approximation, the channel resistance in the 
Iinearregion isthengivenby
R , i~  VflXCi(V a- V t )
(5.2)
where Cs- is the gate nitride capacitance per unit area and W, L, and Vj 
are intrinsic device channel width, length and threshold voltage, 
respectively. The parasitic resistance Rf  can be extracted by measuring 
the ON resistance from the linear regions of TFT output characteristics 
and plotting RonX W as a function of L.
(b) a-Si:H TFTs with constant channel width W  and length L but different 
source/drain overlap dimensions d0. Values of 0.5, 1.0, 1.5, 2.0, 4.0, 6.0, 
8.0 and 10.0 /im were designed for d0 in the test structures. The channel 
width and length were fixed at 100 and 10 /m , respectively.
(c) Contact and sheet resistance measuring test structures were also used. 
Because the metal/semiconductor contact resistance depends on the 
detailed processing conditions, it is highly desirable to have contact test
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Figure 5.1 Inverted-staggered a-Si:H TFT structures, (a) a TFT with ion 
implanted source/drain contacts, (b) a TFT with deposited n+ 
a-Si:H contacts.
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structures in the same die as the a-Si:H TFTs. Two types of structures 
were designed for this purpose. First, a transmission line model (TLM) 
Was used for both the n+ a-Si:H sheet resistance Rt(Mpl) a^d the specific 
contact resistance p c of A l-S i/n+ a-Si:H system. This TLM pattern is 
shown in Figure 5.2 with </=10 pm, to= 2 0 0  //m and /= 1 , 2, 4, 8, and 16 
fim. The resistance between any two ohmic pads of width w and 
separation / will be given by
R = 2 f i ,+ f i ! £ 2 l i  (5.3)
and thus a plot of R vs. ! will give the sheet resistance by the slope 
Rt(Mpl)Jw and the contact resistance by the y-intereept. This should give 
a much more accurate value because of the relatively large width and of 
the leastrsquare curve fitting procedure.
A four terminal (Kelvin) resistor (FTR) and square-shaped van der Pauw 
structures were also designed for the specific contact resistance pe and for 
sheet resistance Rt (Mpi) and Rt(Mr) measurement. The areas were 25 
/xmx25 /ato for the FTR andlOO/mxlOO /Am for the van der Pauw 
patterns.
(d) Cr/5iW,/a-Si:H capacitors. Capacitors with both intrinsic and n+ a-Si:H 
were designed for 5tW2/a-Si:H interface diagnosis. Capacitor sizes were 
60/Amx60/Am and 80/Ltmx80/tm.
The major fabrication steps were already detailed in previous chapters. 
The only difference is the addition of the contact and sheet resistance test 
structures. As such, one more mask level was needed to separate the ion 
implantation and source/drain metalization steps. Because of the much smaller 
device geometries and more stringent alignment requirements, IOx reticles were 
first produced on a Cambridge e-beaih pattern generator and the final Cr mask 
set Were obtained by using an eletromask optical stepper. All lithographic steps 
were done on a SUSS MJB 3 mask aligner. For the devices under 
consideration, the nominal thicknesses of a—SiNx:Hand a-Si:H are 2210 A and 
1500 A, respectively. Figure 5.3 shows the four-level mask layout. To minimize 
the charge trapping effect, devices were characterized at room temperature by 
using an HP 4145A semiconductor parameter analyzer in conj unction with an 
HP model 6000computer.,
10 pm
1=1 pm 2 4 8 16
Al-Si I




Figure 5.2 The TLM pattern used for contact resistance measurement.
Figure 5.3 The test chip mask layout used in this study.
5.3 Channel Length Effect on TFT Performance
For constant W/L ratios, the effect of parasitic resistance can be clearly 
seen in the output characteristics of a-Si:H TFTs with different channel 
lengths. Figure 5.4 shows the output drain current at two gate voltages (10 V 
and 20 V) for devices with channel lengths of 40, 6 and 2 fim. At a drain 
voltage of 25 V, a 48% reduction in drain current is observed as the channel 
length is decreased from 40 fim to 2pm. The drain current also saturates at an 
increasingly higher drain voltage with decreasing channel length. These 
observations can be attributed to either a lower apparent field effect mobility, 
a larger apparent threshold voltage or both because of the increased weight of 
parasitic resistance to intrinsic channel resistance. However, it is interesting 
and important to further investigate the channel length dependence of the 
apparent field effect mobility and threshold voltage.
Using the gradual channel approximation and assuming that the field 
effect mobility is independent of gate voltage, the saturation current can be 
described as
, (M )
where and are the apparent field effect mobility and threshold voltage. 
If the parasitic resistance is ohmic, then
Vat- V tW B , / ! .  (5.5)
Therefore, the apparent threshold voltage as determined in the /p  vs Vq plot 
should be independent of channel length. Figure 5.5 shows the square root plot 
of the drain saturation current vs gate voltage. Device saturation was ensured 
by connecting the drain and gate terminals together. The extracted apparent 
threshold voltage and mobility Mil &re shown in Figure 5.6. The apparent 
mobility is decreased by 50% as the channel length is reduced from 30 fJ,m to 2 
p.m. However, the apparent threshold voltage is increased by only 14%, which 
is approximately within the error bounds of processing nonuniformity and 
measurements. This is in sharp contrast to TFT devices with a deposited n+ 
a-Si:H layer [100], where the apparent threshold voltage could change by more 
than 40%. The small variation o f  effective threshold in the present case 
probably indicates an ohmic source/drain parasitic resistance. Indeed, the 
source/drain regions of our devices are quite different from those reported 
because of the phosphorus ion implantation used to form the n+ contact 
regions.. For implant conditions used in the present devices, SUPREM HI
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Figure 5.4 Output characteristics Vd for TFTs with different channel 













Figure 5.5 Square root plot of the dram saturation current vs gate voltage 
for different channel lengths. Vq- V q^
The variation of apparent threshold voltage and apparent 




simulation shows that the phosphorus chemical concentration is about 2 x l0 15 
atom s/cm3 at the a-Si:H /c— SiNt :H interface. The lack of an intrinsic a-Si:H 
layer under the contacts eliminated such nonlinear effects as the space charge- 
limited conduction (SCLC). Therefore, the parasitic source/drain resistance can 
be considered approximately ohmic.
With the above arguments, equations (5.1) and (5.2) are then applicable to 
the extraction of parasitic resistance parameters. The TFT ON resistance ffon 
can be measured in the linear region of the output characteristics as shown in 
Figure 5.7. For each device with L ranging from 2 to 40 pm, the drain current 
was measured at 0.05 V increments for a gate voltage ranging from 6 V  to 20 
V. The resulting width-normalized ON resistance RonX W is then given in 
Figure 5.8. This plot contains a rich information about both intrinsic and 
parasitic device characteristics. In the following, each of these properties will be 
qualitatively analyzed to get some physical insight into the parasitic resistance 
effects.
The slope of the RonW vs L plot, i.e., the channel sheet conductance, 
contains only intrinsic device parameters independent of the channel length, as 
predicted by equation (5.2). Therefore, by plotting [Affon W /A i]-1 vs gate 
voltage Yq, given in Figure 5.9, the intercept and slope of a linear least-square 
fit give the intrinsic device threshold voltage Vy and field effect mobility. This 
yields Vj>=5.32 V and p = 0 .44  cm2/Vs. They are very well in agreement with 
those values determined from the saturation characteristics when L = 30 pm. 
Therefore, it is inferred that TFT devices with L>30 pm can be considered as 
long channel devices and their characteristics are free from parasitic resistance 
effects. Indeed, both the transfer and output characteristics are identical for 
devices with W /L = 300/30  and 400/40.
To further investigate the parasitic resistance elements, the sheet 
resistance R,(impi) of the implanted a-Si:H and the specific contact resistance pe 
has been independently measured by using the TLM pattern in the same die as 
the TFTs. In Figure 5.10 we show the resistance vs. contact spacing for an Al- 
S i/n + a-Si:H TLM pattern. All R vs. I data were fitted by the linear least 
squares method. The slope and y-intercept of the straight line resulted in a 
sheet resistance Rt(,mpj) of 107.9 MYljU and a contact resistance Re of 278.3 
KYL If the ion implantation is uniform throughout the whole a-Si:H layer 
(t=150Q A), then resistivity is given by
Pimpl^tRt-L A x IO3 Ykcm (5.6)
which is in agreement with reported values for room-temperature implanted a-
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Figure 5.7 Au example of the ON resistance measurement in the linear 












. . .  I * • • 1 Il ' 1 1 -VI 1 1 •' ' I ■ ■ 'I I * ■ I J l i i I J  I |  I  I IJf
• •  vg=6 v  • / ;
■ o v g=8 v  /  ;
- D Vg=IOV ’ /  -
- ♦ V g= U V  /
. a Vg=14 V /
" q Vg=16 V /
a Vg=18 V /
/  •
-





-10 -5 5 10 15 20 25 30 35 40 45
ChannellengthL (jim)
Figure 5.8 Widthrnorinaiized ON resistance as a function of channel length 
at different gate voltages. The solid lines represent the linear 
least-square fit of the data.
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Figure 5.10 Resistance vs. contact spacing of an A i-S i/n+ arSi:H TLM 
pattern.
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Si:H films [49]. Assuming the metalization process does not change the film 
sheet resistance and d » L f ,  then the x-intercept of the linear fit gives a 
transfer length L f  of 0.52 //to. This corresponds to a specific contact resistance
■ ■'Pcos^»(«mp0^“^ ,29 ft'cm2 . (5.7)
The pe value is in a reasonable range in comparing with the /?c vs. resistivity 
chart given by Kanicki [54]. The lower pc in the present case is probably due to 
contact annealing after the metalization step. If we are looking at the 
expanded region of Figure 5.8, we can see that the AonVFvs. L curves merge at 
—/0 = -5 .2  /m  which gives to a gate-voltage independent parasitic resistance 
(Ap VF)0 of 314.7 n* cm. This would correspond to the contribution from the 
S/D  n+ a-Si:H layers and A l-S i/n+ a-Si:H contacts when the maximum 
effective contact length Iee has been reached. In a first guess, if we assume that 
/ee= /0/2  the specific contact resistance can be estimated by
pee= j ( A pVF)o/o=4.1xlO-2 Qemi . (5.8)
The estimated value appears much smaller than the independently measured 
one> This probably indicates that the actual current flux is much more spread 
out over the contact because of the heavily doped n+ a-Si:H bulk layer. 
Indeed^ the maximum effective contact length can be calculated by
^ = 2 (p c+pe(iM ))/(A pV F)p«19.8^ (5.9)
where Pc(*mp/) = A*(imp/) *2 > the contribution from ion implanted layer. The 
calculated Iee value is exactly the physical contact-window length, which is the 
ultimate limit for current flow. It should be mentioned that the above 
agreement can not be universal because the maximum Iee depends upoii many 
parameters including but not limited to the contact geometry, the a-Si:H sheet 
resistance, the contact resistance and the a-Si:H thickness. In the present case, 
the exact match is due to the combination of an ion implanted n+ a-Si:H, a 
larger soUrce/drain to gate overlap. Z0 may be viewed as a characteristic length 
for the accumulation channel under the source/drain region. A smaller I0 
means a larger current spreading under the contact and therefore a smaller 
parasitic resistance. Nevertheless, it is incorrect to simply take I0/2  as lee. 
Because of the two totally independent techniques for the extraction of pe, 
Pcjimpt) an^ (ApVF)o, this physically sound comparison may verify the 
reliability of both measurements.
Figure 5.11 shows the gate voltage dependence of the width-normalized 










Figure 5.11 Width-normalized parasitic resistance as a function of the gate 
voltage.
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gate voltage because of the presence of source/drain to gate overlaps. An 
analytical modeling of the parasitics is extremely difficult because of the two- 
dimensional or distributed nature of the resistance. With the absence of 
current spreading in the n+ a-Si:H layer, an inverted-staggered a-Si:H TFT 
structure can be modeled as a two-layer transmission line [191] with bias 
dependent sheet resistances. However, because the much larger resistance of 
the intrinsic a-Si:H layer and the linear I-V characteristics of our ion implanted 
source/drain contacts, the intrinsic a-Si:H layer over the channel region can be 
neglected and the implanted region under S/D  can be lumped into a effective 
specific contact resistance ptc to the channel. A  one layer transmission line 
model (TLM) [102] is then appropriate as was used by Busta et al. [103]. The 
parasitic resistance Rp is therefore given by
H Jj
Rp =QRee =2 e oth{dc /L t ) , (5.10)
where Rte is the sheet resistance beneath the source/drain implant area, de is 
the length of the contacts &D.dLr =(ptc/R teYi . If we assume that the channel 
current abruptly terminates at the outer edge of source/drain to gate overlap 
regions [188], that is, dtc=d0, it can be shown [180] that
^T—lPte^eCiiVG—VTc)]^ > (541)
where pc and Vr c are field effective mobility and threshold voltage under the 
overlap regions. They are different from the corresponding parameters under 
the channel region because of the source/drain implant. Also, the assumption 
of dte—d0 may be not true for implanted source/drain regions because the 
current distributes over a wider range. Accordingly, a parasitic resistance 
calculation based on these equations seems to be not only difficult but also 
erroneous.
With the above arguments, an empirical model for the parasitic resistance 
is obviously an advantage for both of its simplicity and the ease of parameter 
extraction. Because all lines merge at L = - I q in Figure 5.8, the parasitic 
resistance Rp W must satisfy the following equation
RpW= In -HR,WOo. (5.12)
That is,
PCi(VG-Vr )
the parasitic resistance can be regarded as a minimum effective 
contact resistance in series with a accumulation channel resistance of length Iq . 
In a sense, Kanicki et al. has used the same expression by taking L+Iq as the 
effective channel length. However, the reasoning there was quite different for
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this correction term. It was attributed to the presence of a oxide layer at the 
contact interface. In fact, this work seems to indicate that the Z0 correction 
term should be always present as long as there is a source/drain to gate 
overlap. In any sense the second term in equation (5.8) is relatively small at not 
too large a gate voltage. Therefore, the Rp W vs. Vq data should be fitted quite 
well to the first term. The least-square curve fit is shown as the solid line in 
Figure 5.11. This results in a threshold voltage Vj- of 4.56 V and a field effect 
mobility /i of 0.17 cm2/Vs. These values are physically very reasonable for the 
n+ region because of the ion implantation which should reduce both Vj- and /t.
5.4 Source/Drain to Gate Overlap Dependence
In Section 5.3, we only investigated the channel length dependence of 
TFT performance with fixed source/drain to gate overlap d0. Based on those 
arguments, the source/drain parasitic resistance should also depend upon d0 
because it will affect the current distribution under the contact. As an 
illustration, Figure 5.12 shows the TFT output characteristics for three 
different d0 values. Apparently, the /p  dependence on do is very similar to its 
dependence on channel length as given in Figure 5.4. At a drain voltage of 25 
V, the drain current reduction is 48% as d0 is decreased from 2 /im to 0.5 /im, 
Clearly, the parasitic resistance is indeed increased as the overlap d0 is 
decreased.
For comparison, the MOSFET square-model saturation characteristics are 
also given in Figure 5.13. In general, the apparent field effect mobility is 
decreased as the overlap do is reduced. The apparent threshold voltage is 
constant (5.9 V) for d0 between 4 /im and I /im, but is 7.9 V for d0 =0.5 /im. 
The apparent mobility is reduced from 0.38 /im at do =4 /im to 0.25 cm2/Vs at 
d0= 0 .5 /im. Because of the large curvature at d=0.5 /im, the linear-fitted 
values may not be well represented.
Because the effect of parasitic resistance is much more severe in the linear 
region than in the saturation regime, the TFT ON resistance has also been 
measured as was done in the last section for devices with constant W /L ratio 
but different overlaps d0. However, because the channel length is fixed for each 
overlap dimension, the parasitic resistance was obtained by subtracting the 
channel resistance from the total ON resistance. This may not give much error 
as long as the TFTs are w eir turned on. In general, the device parasitic 
resistance decreases with increasing gate voltage and increasing source/drain to 
gate overlap. Figure 5.14 illustrates the typical gate voltage dependence of the 
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Figure 5.12 a-Si:H TFT output characteristics for different source/drain 
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Figure 5.13 A square-root plot of TFT saturation characteristics (Vjp=Vc) 
for different source/drain to gate overlap da dimensions. 






Parasitic resistance vs. gate voltage for two different source/drain 
to gate overlap dimensions. W /L = 10 .
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Rp vs. d0 curves begin to level off above about 4 \im as shown in Figure 5.15. 
From the discussions in Section 5.3, the dependence on gate voltage V q  and 
overlap do can be easily understood qualitatively. The apparent saturation of 
Rp above d$=4 /Am indicates that there is a characteristic length as previously 
treated [188].
5.5 Summary
In conclusion, the source/drain parasitic resistance effect of inverted- 
staggered a-Si:H TFTs has been experimentally studied for different gate 
lengths and source/drain to gate overlap dimensions d0. For a channel length 
less than about 30 fxm, the apparent field effect mobility decreases with 
decreasing channel length and d0. Remarkly different from reported, however, 
the apparent threshold voltage only changed a small amount with channel 
length. This has been attributed to an ohmic parasitic resistance because of the 
implantation used to form the n+ region. By measuring the sheet resistance 
and specific contact resistance in the same die as the TFTs, a comparison is 
made to delineate the parasitic resistance components. It is believed that a 
much clearer physical picture has been presented in regarding to its gate 
voltage dependence. Specifically, the sheet resistance of the n+ region and the 
A l-S i/n+ a-Si:H contact contribute a small value to the total parasitic 
resistance. The spreading of current under the source and drain contacts is 
much more critical. The advantage of both the ion implantation and the 
source/drain to gate overlap is to make the current distributed over a wider 
contact area and thus reduce the parasitic resistance. However, there is a 
characteristic length for the overlap, above which no influence was observed. 
For a constant overlap, the parasitic resistance can be viewed as a gate 
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This thesis consists of the technology development and source/drain 
parasitic resistance study of a-Si:H TFTs. The investigation began with the 
development of a high quality a—StNx:H gate insulator. Its real performance 
was then tested in a-Si:H TFTs and its further optimization was performed 
against deposition rf power and an NH3 plasma treatment. Also an integral 
part of the research was concerned with anomalous failure mechanisms of both 
inverted staggered and normal staggered a-Si:H TFTs. The relationship 
between plasma processing conditions, device design and Cr gate corrosion 
were analyzed to postulate a possible electrochemical corrosion mechanism. 
With the above advances and understanding, new TFT and test device 
structures were then designed to investigate the effect of source/drain 
parasitics resistance. A set of four mask levels were used to fabricate these 
devices. Important parameters such as total parasitic resistance, contact 
resistance and sheet resistance were then extracted from simple electrical 
characterizations.
High quality a—SiNsiH films were achieved using an improved set of 
optimized deposition parameters. These parameters consisted of the rf power 
level and inlet gas compositions. a-Si:H TFTs using this gate nitride showed 
excellent characteristics with both a high current ON/OFF ratios and a 
negligible amount of hysteresis. This investigation indicated that N-rich nitride 
was obtained by using a higher rf power level and by adding N2 to the inlet 
gas mixture. These nitrides had both a low leakage current and a better 
interface with a-Si:H, as evidenced by measurements of MIM structures and by 
the TFT subthreshold and field effect mobility results. The effect of NH3 
plasma treatment is two fold since both radiation damage and a nitridation 
reaction occurred. First, the plasma treatment degraded the TFT mobility, 
subthreshold slope and threshold voltage by creating more interface traps and
Siflitfm
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charged centers. Second, it improved the TFT stability against temperature 
ahd gate field stress. Therefore, a compromise had to be made between TFT 
speed and stability if an NH % treatment of the gate nitride was to be used.
The a-Si:H TFT failure mechanisms was first discovered in the normal 
staggered TFT configuration where the gate Cr was destroyed as soon as a gate 
voltage exceeded about +6 V. Later it was found that inverted-staggered TFTs 
also failed in the same way but at a slower rate. This prompted a systematic 
investigation of the failure mechanism for both a fundamental understanding 
and for its prevention. By comparing the corrosion behaviors of differently 
processed capacitors, at a constant relative humidity of 45%, it was found that 
the corrosion was largely promoted by the CF 4 plasma exposure of the Cr 
during the fabrication. Also the distance between the Cr films, which served as 
an anode and a cathode, was very critical. Based on these results, it was 
proposed that the electrochemical cell is coupled via device periphery and the 
continued fast growth of corrosion in the plasma exposed case is caused by the 
chemical condensation of water due to deliquescent corrosion products.
The effect of source/drain parasitic resistance Rp has been experimentally 
studied. The observations indicated that parasitic resistance will be an 
important factor for devices with a channel length of less than about 30 /Ltm. In 
general, the apparent field effect mobility decreases with decreasing channel 
length. However, the apparent threshold voltage is relatively constant. This has 
been attributed to a ohmic parasitic resistance due to the use of an ion 
implanted n + region. The results showed that the limiting component is the 
current spreading resistance. In this regard, both the source/drain ion 
implantation and source/drain to gate overlap reduce the total parasitic 
resistance.
6.2 Recommendations for Future Research
Another important aspect of the source/drain contacts is their injecting 
properties. For unipolar device operation, it is desirable that the contacts inject 
one type of carriers only. In this way the "on" and "off” conditions are very well 
defined, which enhances the on/off current ratio. However, the high-level 
injection of both electrons and holes is necessary for ambipolar a-Si:H TFTs. 
Ion Implanted source/drain region usually shows one type of carrier injection. 
It was only found recently that a-Si:H TFTs with boron implanted 
source/drain also showed ambipolar behavior. The on current for n-channel 
operation essentially stayed at the same level as the phosphorus implanted 
devices while the on current for p-channel operation was greatly enhanced. It is
150
injected into the channel region due to large number of R-G centers at the 
F +/i a-Si:H interface. But the non-blocking characteristic for electrons is 
certainly related to the ion implantation conditions and the film thickness.
To obtain an unipolar p-channel a-Si:H TFT by suppressing the electron 
current or to improve the ambipolar characteristics, it is necessary first to 
understand the underlying physics and fabrication conditions resulting its 
behavior. It is recommended that an investigation is performed to determine 
the physical mechanism, both for F + and for N+ source-drain contacts. 
Experimental work involves the variation of ion implantation conditions or the 
thickness of the implantation caping layer. A p+-n diode could be made to 
examine the reverse biased leakage.
It would be very interesting and of technological importance to know the 
relationship between the parasitic resistance and the a-Si:H layer thickness or 
alternatively the ion implantation conditions. Systematic study of this effect 
could lead to knowledge of the current transport mechanism under the 
contacts and the effective contact areas. A modeling effort is needed to quantify 
the source/drain parasitic resistance. It is believed that our devices behave 
quite differently from those employing a plasma-deposited n+ a-Si:H layer, 
especially in regarding to the current spreading under the source/drain overlap 
regions. It also can be seen if the anomalous ambipolar behavior mentioned in 
last subsection depends on the i-layer thickness. The mask set for all of the 
above mentioned studies now is available and no further changes are needed. 
For inverted-staggered a-Si:H TFT structures, a total of six mask levels has 
been designed. The level 6 mask is used specially for making dual-gate devices. 
However, the passivation mask (level 5) should always be utilized. Otherwise, 
the devices may fail very quickly because of the Cr-gate corrosion mentioned in 
Chapter 4.
At this stage of development, 2D device simulation becomes very helpful 
in that it would help to explain the various experimental results described 
previously and also to get insight of the device physics. The effect of the i-layer 
thickness, source/drain overlap dimensions could be simulated. At the very 
least, current vectors or equipotential lines under the source/drain contacts 
should be obtained to show the current spreading behavior and to identify 
visually the limiting components of the source/drain parasitic resistance. Based 
on the simulation results, further improvement of the existing structure and 
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APPENDIX
a-Si:H TFT Run Sheet
1. Oxidize wafer
(1 )  UltracleanSiwafers
15 min in I H20 2:H2S 0 4 
5 seconds dip in BHF 
rinse in DI water 
N2 blow dry
(2) Wet oxidation 
temperature= 1100 * C 
3 min push in N2
30 min H2 burn oxidation 
3 min pull in N2
2. Define gate pattern
(IV Apply adhension promoter HMDS for 10 min
(2) Apply AZ 1350J-SF positive photoresist 
spin @4000 rpm for 30 seconds 
(3 V Softbake resist @ 900 C for 15 min
(4) Expose gate mask 
exposure time: 7.5 seconds 
exposure mode: HP
(5) Develop resist
developer: I AZ developer: I DI
time: 25 seconds 
rinse in DI: 40 seconds
(6) Inspect pattern
3. Sputter deposit chromium
(1) Presputter Cr target for 20 min
(2) Sputter deposit Cr (~800 A)
Ar pressure=® mT, F.Power=100 W, tim e=  10 min
4. Lift-off Cr
drop wafer gently into ACE filled beaker 
soak for 10 min




5. PECVD SiNs and deposition
(1) Deposit SiNx (~1500 A)
N2 /NH3 /SiH4 flow: 50/50/5 in seem 
.pressure: 650 mT \ 
temperature; 320 0 C 
rf power: 100 W 
time: 10’17"
(2) Gas change-over
pump-down (<70 mT)-^50 seem SiH4 purge 
for three times
(3) Deposit a-Si:H (~700 A)
■ SiH4 'flow: 5® seem.,
rf power: 6 W 
pressure: 350 mT 
temperature: 2600 C 
time: 18 min
6. a-Si:H and SiNs definition
11) Apply adhension promoter HMDS for 10 min
(2) Apply AZ 1350J-SF positive photoresist 
spin @4400 rpm for 40 seconds
(3) Softbake resist @90 ° C for 15 min
(4) Align and expose mask # 2  
exposure time: 6 seconds 
exposure mode: HP
(5) Develop resist
developer: I  AZ developer: I DI 
develop time: 30 seconds 
rinse in DI: 40 seconds
(6) Inspect pattern
(7) Hardbake resist @ 1200 C for 20 min
7. Plasma etching of a-Si:H and SiNx
rf power: 80 W 
CF4 flow: 20 
prossure: 200 mT 
time: 5 min
8. Source/drain implant definition
i l l  Apply adhension promoter HMDS for 10 min
(2) Applv AZ 1350J-SF positive photoresist 
spin @4000 rpm for 30 seconds
(3) Softbake resist @ 900 C for 15 min
(4) Align and expose mask # 3  
exposure time: 7.5 seconds 
exposure mode: HP
(6) Develop resist
developer: I AZ developr:! DI
develop time: 25 seconds 
rinse in PI: 40 seconds 
(&) Inspect pattern
m  Hardbake resist @ 1200 C for 15 min
(8) Repeat steps (2)-(6)
9. Ion implantation
implant: phosphorus 
energy: 25 Kev 
dose: IxlO16
10. Define source/drain metal pattern
(1) Apply adhension promoter HMDS for 10 min
(2) Apply AZ 135QJ-SF positive photoresist 
spin @4000 rpm for 30 seconds
(3V Softbake resist @ 906 C for 15 min
(4) Align and expose mask # 4  
exposure time: 7.5 seconds 
exposure mode: HP
(5) Develop resist
developer: I AZ developer: I DI
time: 25 seconds 
rinse in DI: 40 seconds
(6) Inspect pattern
11. Sputter deposit Al-Si (~9Q0 A)
Ar pressure: 8 mT 
F. power: 100 W 
time: 25 min
12. Lift-off Al-Si
30 min ACE soak, 4 min in USC 




temperature: 200 * C 
N2 flow: 30 seem 
H2 flow: 45 seem , ,
Pressure: 500 mT 
time: 30 min
14. Electrical characterization
